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ABSTRACT
VLSI IMPLEMENTATION OF A MICROPROCESSOR 
COMPATIBLE 128-BIT PROGRAMMABLE CORRELATOR
Ismail Enis Ungan
M.S. in Electrical and Electronics Engineering 
Supervisor: Assoc. Prof. Dr. Abdullah. Atalar
May 1989
A single chip microprocessor compatible digital 128-bit correlator design 
is implemented in 3 ¡im M^CMOS process. Full-custom design techniques 
are applied to achieve the best trade off among chip size, speed and power 
consumption. The chip is to be placed in a microprocessor based radio com­
munication system. It marks the beginning of a synchronous data stream 
received from a very noisy channel by detecting the synchronization (sync) 
word. Two chips can be cascaded to make a 256-bit correlator. It is fully 
programmable by a microprocessor to set the number of tolerable errors in 
detection and to select the bits of the 128-bit (or 256-bit) data stream to be 
used in the correlation. The latter feature makes the correlator capable for 
use in detection of distributed sync words and PRBS generation.
The silicon area of the chip and hence the chip cost is minimized by 
reducing the gate count in the logic design, by keeping the transistor sizes 
minimum without avoiding the timing specifications of the design and by a 
proper placement (floor plan) of the transistors on the silicon.
in
The layouts are laid in a hierarchical manner. Unused areas are minimized 
and the layouts are designed in compact forms. During the layout design, 
charge sharing, body effect, latch-up, metal migration, noise and clock skew 
problems are considered.
Mainly, the softwares. M agic, Spice, E sim  and R nl are used for layout 
editing, timing and function simulations. These programs are run on SUN 
workstations under 4.3 BSD UNIX^ operating system.
Keywords: Correlator, chip, VLSI.
^UNIX is a Trademark of Bell Laboratories.
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3 mikron M^CMOS teknolojisinde üretilecek mikroişlemci uyumlu sayısal 
128-bit korelatör tasarımı tek yonga içerisinde gerçekleştirildi. Full-custom 
tasarım yöntemleri yonga büyüklüğüne, çalışma hızına ve güç tüketimine en 
iyi çözümü sağlamak için uygulandı. Yonga, mikroişlemci kontrollü bir radyo 
haberleşme sisteminde yer alacaktır ve çok gürültülü bir kanaldan alınacak eş 
zamanlı veri akışının başlangıcını senkron sözcüğü yakalayarak belirleyecek­
tir. İki yonganın kademeli bağlanmasıyla 256-bit korelatör yapılabilmektedir. 
Bir mikroişlemci tarafından tümüyle programlanarak yakalama sırasında to- 
lere edilebilecek hata sayısı belirlenmekte ve korelasyonda kullanılacak bitler 
128-bit ya da 256-bitlik veriden seçilmektedir. Anılan son özellik, korelatörün 
dağıtılmış senkron sözcüklerin yakalanmasında ve yalancı rasgele ikili seri 
(PRBS) üretiminde kullanılmasını sağlamaktadır.
Yonganın silikon alanı ve dolayısıyla ederinin, mantık tasarımındaki kapı 
sayılarının azaltılmasıyla, zamanlama belirlemelerini sağlayacak en küçük 
tranzistör büyüklüklerinin seçilmesiyle ve tranzistörlerin silikon alanı üzerine 
uygun yerleştirimiyle en az olması sağlandı.
Yonganın serimler! hiyerarşik biçimde yapıldı. Kullanılmayan silikon alan­
lar en aza indirildi ve serimler sıkıştırılmış biçimlerde tasarlandı. Serim 
tasarımında elektrik yükü paylaşımı, gövde etkisi, kitlenme (latch-up), metal 
göçü, gürültü ve saat çakışımı (clock skew) problemleri ele alındı.
Temelde M agic, Spice ve E sim  yazılımları serim çiziminde, zamanlama 
ve işlevsel simülasyonlarda kullanıldı. Bu programlar 4.3 BSD UNIX^ işletim 
sistemi altında SUN bilgisayar sistemlerinde çalıştırıldı.
Anahtar kelimeler : Korelatör, yonga, VLSI.
^UNIX, Bell Laboratuvar larının ticari markasıdır.
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1. IN TR O D U C TIO N
Digital communication systems are replacing analog systems at an increasing 
rate. Synchronous digital systems are usually preferred for their speed, error 
checking and correction efficiency. The data streams are sent typically in 
packets, and the beginning of the packet is marked with, so called, a syn­
chronizing word (sync-word). The bit length of the sync-word is a critical 
parameter for the sync-word detection probability, data integrity and eventu­
ally the reliability of the whole communication system. A too short sych-word 
may cause too many false sync-word detections, whereas a too long one will 
cause a speed degradation. The bit length of the sync-word will in general 
depend on error rate and on the desired reliability. If the communication 
channel is very noisy (this is the case in a HF radio communication system), 
the task of detecting the sync-word is not trivial. A simple shift register and 
a digital comparator may never find the sync-word because of the high error 
rate. In this case, a more tolerant detection scheme is necessary. Reliability 
and data integrity is especially important in military applications. A digital 
correlator is found to be a good solution [1] for this problem.
A correlator with 32-bit length sync-word hcis been designed and imple­
mented from SSI and MSI circuit components on a printed circuit board by 
ASELSAN [1]. Obviously, a 128-bit length correlator would do much better 
than a 32-bit one in terms of sensitivity and security. Therefore, a 128-bit cor­
relator was designed to be used as a programmable peripheral device through 
a microprocessor in the communication system [2]. Unfortunately, the design 
involved about 5000 gates which would require too large area on the printed 
circuit board to be used in portable and light communication equipment. In­
stead, a single chip 128-bit correlator, involving 5000 gates, would reduce the
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communication device size drastically.
In this work, the 128-bit correlator design is modified for the chip im­
plementation and additional features are added. The system modifications 
jointly carried out by S. Topçu and the author and are explained in detail in 
[3]. The chip is fully programmable by a microprocessor to set the number of 
tolerable errors in detection of the inverted or non-inverted sync-word and to 
select the bits of the 128-bit long serial data stream to be used in the correla­
tion. The latter feature makes the chip capable of detecting the distributed 
sync-words and pseudo random binary sequence (PRBS) generation. The 
resultant chip is called BAC128. When and if required, two such chips can 
be cascaded to make a 256-bit correlation.
The 128-bit microprocessor programmable correlator design is implemen­
ted in very large scale integration (VLSI) in 3 micron double metal comple­
mentary metal-oxide semiconductor (CMOS) technology. Full-custom struc­
tured design style is used to provide the best performance (speed, power) 
and the smallest die size (silicon area). An alternative design style was the 
gate array design. Its design time is typically much less than that of the full 
custom design because the layout design is completely done by the software. 
On the other hand, usually a large number of transistors are left unused. So 
the wasted silicon area can be very large in the gate arrays. Another alterna­
tive design style was the standard cell design (semi-custom). In this design 
style, the predesigned cells are used from a standard cell library to construct 
the overall design of the chip. The design time with the standard cells is 
also much less than that of the full-custom design. But the speed and power 
are sacrificed because of the fixed sized standard cell blocks that fixes the 
transistor sizes in the cells, hence limits the speed and puts a lower limit to 
the power consumption. The area consumption is also larger if there happen 
to be some special function blocks in the design that does not exist in the 
standard cell library. Finally, the full-custom is the design style with which 
the most valuable experience can ever be gained in designing of VLSI chips.
During the correlator chip design, an interactive layout editor (M agic) 
with circuit extraction, CIF, GDS-II files generation and on-line design rule
checking capabilities, functional and timing simulators (Esim , R nl, Spice) 
are used as the computer aided design (CAD) tools [4], [5]. These tools run 
on SUN workstations (SUN 3/50, SUN 3/160, SUN 3/110) under 4.3 BSD 
UNIX operating system. In addition to these tools, Spiceview, Spiceplot 
and C IF p lo t programs have been developed for viewing the Spice outputs 
on SUN, plotting the Spice output and design layout from the GIF file on a 
CALCOMP plotter.
2. TH E LOGIC A N D  THE CIRCUIT
D ESIG N
2.1 Introduction
The architecture of BAC128 chip is composed of blocks and modules that are 
found in a hierarchical structure which reduces the complexity of the system 
design [6]. The architecture design is shown as a simplified block diagram in 
figure 2.1. It is basically composed of shift, reference, mask, status, threshold 
registers, a comparator, an integrator, a decision maker and a controller. For 
128-bit correlation or PRBS generation, it becomes a slave chip and operates 
in the slave mode, whereas for 256-bit correlation, it is a master chip and 
operates in the master mode. A fiP can access edl the registers in BAC128 
chip through the 8-bit data bus and 3-bit address bus. Each of the shift, 
reference and mask register is loaded by the 8-bit wide serial data in 16 clock 
cycles. Similarly, the threshold register is loaded in two clock cycles and 
the status register in a single cycle. The most significant 8 bits of the shift 
register, the integrator output and three bits of the status register, holding 
the states of the clock signal and the decision maker outputs are readable 
through the data bus. The detailed description of the BAC128 architecture 
design is found in [3].
In the CMOS technology, there are various logic structures; complemen­
tary static, dynamic, pseudo nMOS, domino, and clocked CMOS. Among 
these, the complementary static logic structure is selected for BAC128, be­
cause it takes less design time and is more reliable and easier than the other 
logic structures. Therefore, this logic structure provides greater probability
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Figure 2.1: Simplified architecture design of the correlator, 
of the first time successful chip than the other logic structures.
In the logic and circuit design part of BAC128, extensive effort is spent to 
realize the architectural design with the minimum number of gates and tran­
sistors in order to minimize the silicon area and to increase the performance. 
In the logic design part, the logic blocks are functionally merged to find a 
way of reduction in the gate count. That is, instead of considering the logic 
blocks separately, a number of logic blocks which are functionally related to 
each other are designed as a single logic block. In this way, the logic blocks’ 
gate counts and the propagation delays are reduced. In the circuit design 
part, some of the logic blocks are designed at the transistor level rather than
at the gate level to reduce the number of transistors in the logic blocks. Also, 
the connection structure of the transistors are designed to minimize the gate 
delay, body effect and charge sharing which aifect the performance of the 
circuit [7]. The body effect is the term given to the threshold voltage change 
due to the change in substrate (bulk) and source bias of a transistor. The 
body effect is reduced by placing the transistors whose gates have the latest 
arriving signals, nearest to the output of the gate. The switching time of a 
gate is increased by reducing the source and drain capacitances at the output 
of the gate, so, parallel connected transistors are placed nearest to the ground 
node. In the case of coincidence of the transistor placing strategies, the layout 
of the circuits are considered for area minimization. In the following section, 
gate and transistor count reduction in the blocks of the architecture design 
are described.
2.2 G ate and transistor reduction
The I ’s counter found in the integrator block is composed of half and full 
adders connected as an inverse binary tree structure. The source of the 
integration delay is mainly the sum and carry propagation delays in the half 
and full adders. The purpose is to find a way of removing the inverters at 
the sum and carry outputs of the adders, and to design a logic that performs 
correct addition operation when the adders are connected as an inverse binary 
tree structure. For this purpose, a functional analysis is made on the adders. 
A typical full adder circuit diagram is shown in figure 2.2. It has a carry and 
a sum stage. The output function, Fc·, of the carry stage and the output 
function, Fs, of the sum stage are given by,
Fc =  C { A F B ) + A B  
Fs = A B C  + Fh{A + B  + C)
If all the inputs are inverted, the output function, Gc, of the carry stage and 
the output function, Gs, of the sum stage is found as,
Gc = C (A  + B) + A B
Gc =  C( A +  B ) * A B  
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Figure 2.2: A typical full adder circuit diagram.
=  (C + A + B) * ( A  + B)  
=  (C +  AB) » ( A +  B)
=  C{ A + B) +  AB
=  Fc-
Gs  =  A B C  A G c { A A B A C )
Gs =  A B C * { G c  + A + B +  C)
=  (A  +  B  +  C 7).(A 5C 7  +  G c)
=  ABC A{ A ^ - B  + C) G^
=  ABC + {A-^B + C)Fc
=  Fs.
The result is that, if all the inputs of a full adder (A, B and C) are inverted, 
the sum and carry outputs are inverted. So, if the inverters at the outputs of 
sum and carry stages are removed then, for inverted inputs, the outputs will 
be non-inverted and for non-inverted inputs, the outputs will be inverted. 
The full adder, whose inverters at the outputs axe removed, is called as FA. 
Its circuit diagram is given in Appendix D.
Half adder is designed by simplifying the full adder (FA). When the inputs 
A and B are inverted, the half adder’s carry and sum outputs will not be 
non-inverted as in the FA because of non-invertable carry input which is
CPO CPI CP2 CP3 CP4 CPS CP6 CP7
A B A B A B A B
H A E H A E H A E H A E
S CO S CO S CO S CO
A B 1^  B
H A E  CO C l E A
S i3 CO
A B \ 3
H A E  CO C l F A
S c3 CO
• · ·
A B
C l  f a
s
CO
C7
Figure 2.3: Architecture of the I ’s counter.
at logic 0. Therefore, two types of haJf adders are designed; half adder-even 
(HAE) and half adder-odd (HAO). HAE outputs inverted sum and carry with 
non-inverted inputs and it is designed by simplifying FA for C = 0. HAO 
outputs non-inverted sum and carry with inverted inputs and it is designed 
by simplifying FA for C = 1. HAE and HAO half adder circuits are given in 
Appendix D.
So, the adders of the I ’s counter in one stage of the tree will generate 
inverted sum outputs to the next stage and the outputs of the next stage 
adders will become non-inverted. The architecture of the I ’s counter with 
these adders are given in figure 2.3. The 8-bit adder for 256-bit correlation 
is not shown in the figure.
In the I ’s counter logic, there are 107 HAE’s, 21 HAO’s, 127 FA’s and
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128 inverters. From the circuit diagrams of the HAE, HAO, FA and inverter, 
the total number of transistors is 4404. If the I ’s counter logic were to be 
designed by using half and full adders with non-inverted inputs and outputs, 
there would be 128 half adders and 127 full adders in the logic design and a 
total of 5092 transistors. With the current design, 688 transistors are saved. 
Although 688 transistors constitute a small percent of the overall transistor 
count, it will be shown in Section 3.5 that the reduction in the I ’s counter 
delay and its area is considerable.
The gate count is reduced also in the decision maJcer block. It is seen 
that only the 8-th and the 9-th bits of the 9-bit adder B and only the 9-th 
bit of the 9-bit adder A are used in the design. Therefore, full adders are 
used in 9-bit adders only for the sum and carry outputs. For unused bits, 
the carry stages of the full adders (FA) are used. The number of transistors 
both in 9-bit adder A and adder B is 210. If the decision maker logic had 
been designed by using the carry stages of the full adders with non-inverted 
outputs, 252 transistors would have been required. Only 42 transistors are 
saved, but again, the delay is considerably reduced (see Section 3.5).
In the comparator block, each comparator logic has an EX-NOR and 
an OR gate. These two gates can be implemented with 4 NAND, 2 INV 
and a NOR gate, namely with 24 transistors. The comparator is designed 
at the transistor level by only 10 transistors and called COMPARE. Since 
the overall comparator block uses 128 comparator logics, it can be seen that 
1792 transistors are saved in total. The circuit diagram of the comparator 
(COMPARE) is given in Appendix D.
The circuit diagrams of the elementary logic blocks which are used in the 
construction of complicated logic blocks are found in Appendix D. The logic 
diagrams of the blocks used in the correlator can be found in [3].
3. TH E LAYOUT D ESIG N
3.1 Introduction
In the layout design, the blocks and the modules of the architecture design 
are replaced by the cells. The layouts are designed in a structured hierarchy. 
The layout editing is started from the basic cells that are found at the lowest 
level of the hierarchy. It is progressed by the construction of the higher level 
cells which use the lower level cells as their instances. Finally, it is completed 
at the top level with the routing of the pads and the highest level cells.
The stick diagram representation is used during the design of the lowest 
level cells. The diagram is composed of colored sticks drawn by hand and 
each color represents a layer. The stick diagram gives information about the 
placement of the transistors, the layers connecting the transistors to each 
other and the cell area. This information is used during the floor planning 
and the layout editing.
The layouts are drawn on a SUNllO color monitor workstation with the 
aid of the layout editor Magic. All information about the design rules [8], 
GIF, GDSII (Calma) codes and process parameters of the chip fabricator is 
given to M agic for the design rule checking, GIF (and GDSII) file generation 
and the circuit extraction from the layout. The design rules are the restric­
tions on the layers about their sizes and interactions with each other. These 
rules are given to M agic in a file together with the process parameters which 
gives the electrical characteristics of the layers for the circuit extraction. The 
circuit extractor generates a circuit descriptor file in which the transistors 
with their sizes, the node connections and the node capacitances are found.
1 0
This file is used by the simulators Esim , R nl and Spice. E sim  is a switch 
level simulator that models the transistors as switches, either on or off. R nl 
is an event driven logic simulator that models the transistors as the resistors 
and mcikes timing simulation as well as the functional simulation. Spice is 
a general purpose simulator which can produce accurate simulations. Esim  
and R n l are very fast simulators compared to Spice. In the simulations of 
the cells, Spice is used for the cells having less than 300 transistors. Esim  
is used for the simulation of the whole chip. After completing the layout of 
BAC128, GIF and GDSII files are generated. GIF file is used for the layout 
plotting of BAG128 and GDSII is sent to the fabricator for production. The 
fabricator of the BAG128 chip is the IMEG company which is in Belgium.
An illustrative layout of an inverter is laid out using the M agic. After the 
layers are drawn, GIF file is generated and then plotted in figure 3.1 by the 
GALGOMP plotter using the C IF p lo t program. In this layout, the masks 
of 3-micron double-metal GMOS technology are shown in colored rectangles. 
The masks and their corresponding colors, GIF codes and GDS-II levels are 
tabulated in Appendix B. Different kinds of abstract layers can be formed by 
these masks. The abstract layers as used in Magic and their mask composi­
tions are shown below.
Layer\Mask N-Well P + Active Poly Contact Via Metal-1 Metal-2
Poly ч/
M etal-1 ч/
Metal-2 ч/
N-diff. 7
P-diff. ч/ ч/ У
N-subs. diff. У 7
P-subs. diff. У ч/
Metal-2 contact ч/ Ѵ' у /
Poly contact V' V
N-diff. contact ч/ ч/ ч/
P-diff. contact V ч/ ч/ ч/ ч/
N-subs. contact V ч/ у ч/
P-subs. contact ч/ ч/ ч/ ч/
Poly, subs, and diff. stands for polysilicon, substrate and diffusion respectively.
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N-WELL CONTACT
F IG.3 .1 :  ILLUSTRATIVE LAYOUT OF AN INVERTER
3.2 D eterm ination  o f th e transistor sizes
The transistor sizes are calculated by using the speed constraint which re­
quires the completion of the correlation process in ñfisec. The correlation 
process starts with the falling edge of the clock and ends when the signal at 
the input of the DLATCHR (Resettable D-latch) cell is valid. The most time 
consuming process during the correlation is the integration in which the ad­
dition of logic I ’s at the outputs of the comparator takes place. Considering 
the shift register, comparator, integrator and decision maker blocks, a simpli­
fied block diagram is drawn in figure 3.2 for delay estimation. The diagram 
involves the cells that are used in correlation. A path with the maximum 
propagation delay can be found from this block diagram. First, maximum 
delay of each cell will be determined using the cell circuit diagrams and the 
delay unit will be in terms of a new defined unit. Then, a signal at the 
master flipflop output will be started to propagate along the cells as soon as 
the clock falls. The signal will follow such a path that it will be delayed the 
most. Delays from each cell on the path will be added up. Finally, as the 
signal arrives at the input of the DLATCHR cell, sum of the delays on the 
path will have to be less than 5/xsec.
A unit, <5, is defined as the switching time (rising or falling output) of 
a transistor with the assumption that the rise and fall times of n-type and 
p-type transistors are equal. The switching time 8, depends on the transis­
tor’s drain-source resistance and the capacitance between the drain and the 
ground. Approximately, the worst case rise time (fall time) of a gate is lin­
early proportional to the maximum number of p-type (n-type) transistors in 
series, connecting the output of the gate to the supply. Average gate delay 
is defined as;
trise + tjall
For example, a NAND- gate hcis two n-type serial and two p-type parallel 
connected MOSFETs. Its worst case rise time is i, the fall time is 28 and 
Tave is 0.75<5. In a similar way, the worst case switching times and average 
gate delays of MSDFF, COMPARE, HAE, HAO, FA, CRRY, INV and MUX 
cells can be calculated. The results are tabulated below.
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Figure 3.2: The block diagram used in the delay analysis.
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W O R ST CASE SW ITCH ING  TIMES AND AVERAGE GATE 
DELAYS OF A D D ER  CELLS
H A E
Sum Carry
HAO
Sum Carry
FA
Sum Carry
C R R Y
Carry
I N V
28 28 28 48 28 28
tfall 38 28 38 48 28 28
1.258 0.758 1.258 0.758 28 0.58
W O R ST CASE SW ITCH ING  TIM ES AN D  AVERAGE GATE 
DELAYS OF M SDFF, COM PARE AND M UX CELLS
M S D F F C O M P A R E M U X
trise 38 28 8
if all 38 38 8
'^ ave 1.58 1.258 0.58
In the figure 3.2, sufficient number of cells to estimate the delay are shown. 
Other cells that are not placed in the figure will have identical delays as the 
cells shown. Using the cell delays tabulated above, average gate delays are 
summed and written at the output of each cell. The path with the maximum 
delay is drawn in heavy line. The delays from I/O operations are excluded, 
since these delays make up a very small percentage of the overall delay. For 
128-bit and 256-bit correlation processes, the total average gate delays are 
calculated to be 27.58 and 31.5Í, respectively.
To calculate the transistor sizes, the cells and gates are modeled as two 
complementary MOSFETs with different input functions. The rise and fall 
times of a complementary CMOS inverter with step input can be found as [7],
12CouT I W | | - 0 1 ^ ¿ ¿  I 1 , J . „  20|%,T„|
Wá-I^Tpirnil 2 1, Vdd
Substitution of the maximum threshold values krp[T„] =  1.2 V and 5 volts for 
Vdd yields.
^TÍse[falí] —  0 · ^ a out0p[n]
Switching times (rise and fall times) of the inverter can be made equal by 
equating the /?p to Pn- From the process parameters [8], K„ ~3Kp. This
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Figure 3.3: Minimum size MOSFETs layouts.
implies that p-MOSFET should have gate width three times larger than that 
of n-MOSFET. The full adder cell that has the most capacitive input and 
output is selected to calculate the maximum value for 8. The full adder’s 
sum stage output is connected to 4 p-type and 4 n-type MOSFET gates of 
the next stage full adder. Two p-type and two n-type MOSFET drains are 
connected to the sum output node of the full adder. Total output capacitance 
can.be calculated as,
CouT =  4:(Cg„ -f Cgj,) -b 2(Cdp -f Cd„)
The design rules permit =  3fi by W„ =  3fi gate area for a minimum MOS­
FET. For 3/j, channel width of n-type MOSFET, channel width of p-type 
MOSFET is constructed to equalize the /3 values of the two complementary 
MOSFETs (/3n =  /3p). However, because of the b ird ’s beak problem, which 
highly affects the transistor /? value, n-channel width is increased to 7fi. In 
turn, fall time is approximately halved. Figure 3.3 shows the layouts of n-type 
and p-type minimum size MOSFETs. The gate and diffusion capacitances 
are calculated using the process parameters [8].
Gate and diffusion capacitances are calculated as,
Cçn =  Coxis  X 7) =  17 f  F
Cgp = Coxis  X 9) =  22fF  
Cdn = C A ^ 7  X 9) + CPnil4 +  18) ^  25/F  
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Cdp =  C^p(9 X 9) +  C'Pp(18 + 18) ^  2 8 /P
CouT — ^{Cgn +  ^9p) +  2[Cdn +  Cdp) = 262fF
Since the rise and fall times are no longer the same, for the worst case delay, 
switching time, 6, will be calculated for the rise time and it will be assumed 
that both ¡3n and /3p are equal. Worst case value is,
,9 X 10-®Wr,
— =  33 X 10-^A/V
S ^  0 . 8 ^ ^  -  -  6.4nsec
33 X 10-6
The average total delay becomes 176nsec and 202nsec for 128-bit and 256-bit 
correlation, respectively, and these results are far below the specified 5/isec.
Analysis results showed that minimum size transistors can be used in the 
cells of BAC128 chip. In the analysis, the delays due to I/O  and wiring 
RCs are excluded. The assumption was the delays from these components 
would be much smaller than that of the cascaded full adders in the integrator 
block (INT). Also, the operations of the other blocks are assumed to be non- 
critical from the point of timing specifications of the BAC128. More accurate 
delay calculations will be made after the layout drawings of the cells and their 
simulations are made. The transistor sizes are subject to change if the timing 
specifications are not satisfied with the simulation results.
3.3 Floor planning
In the floor planning, the problem is to position the logic blocks so that 
the chip area is minimum and square shaped. The difficulty, besides the 
complexity of the block placement, is where to start the floor planning. The 
sub-modules, hence the block sizes and shapes are unknown. Therefore, it 
is not possible to make a floor plan with unknown size of blocks. Also, the 
block sizes and shapes are even not possible to estimate without knowing 
the sizes of the sub-modules. The starting point might be to design several 
number of cells of the sub-modules with different sizes and shapes, then to 
construct several blocks in different sizes and finally, to conceive the best floor
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plan that could be achieved by considering the combinations of the blocks 
created. Although this procedure might give good results, the design time 
would be too much because of great number of cell designs and many block 
location combinations.
The chip area not only depends on the orientation and sizes of the blocks, 
but also on the wiring channels between the cells and the blocks. Therefore, it 
is also necessary to minimize the routing area. The routing area minimization 
is found to be the starting point to the floor planning with the known number 
of blocks and the number of wires used in the inter-block connections.
An interconnection model, shown in flgure 3.4, is made by dividing the 
architecture design in to the blocks. This model shows the number of wires 
used to connect the blocks to each other. It has 9 nodes representing the shift 
(SH), reference (REF), mask (MSK), threshold (TH), status (ST) register 
blocks, the comparator (CMP), the integrator (INT), the decision maker 
(DM) and the controller (CNTL) blocks. The CNTL node has connections 
with all the other nodes except the CMP node, however these connections 
are not shown in the model.
A square shape chip area is divided into 9 rectangular regions and the 
regions are assigned to the blocks. The regions have neighborhood edges with 
the regions that have a connection with. The idea is to place the blocks which 
have the maximum number of connections among them as close as possible to 
each other. Figure 3.5 (a) shows the initial placement. For a bit more realistic
Figure 3.4: Blocks interconnection model. 
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(a) Initial Placement (b) Placement after block size approximation
Figure 3.5: Initial floor plans.
view of floor plan, the block sizes are simply guessed using the number of gates 
in each block. As a result of guessing, the block size inequalities are found to 
be; INT>SH=REF=M SK>CM P>CON>DM >TH>ST. Redrawn floor plan 
is shown in figure 3.5 (b).
Although the long run of 128-bit lines are avoided on the floor plan in 
figure 3.5 (b), and squeezed among the SH, REF, MSK and CMP blocks, 
the routing of 3 X 128 wires among these blocks becomes so complex that 
the wiring channels occupy very large area. 3 x 128 wires in metal-1 layers 
occupy at least 2700yum. A solution to this problem is found by merging the 
SH, REF, MSK and CMP blocks in a block called SRMC. The SRMC block 
consists of 128 pieces of U-blocks in 8 x 16 array structure and each U-block 
has a single bit from SH, REF, MSK and CMP blocks. Routing of single 
bits from SH, REF, MSK and CMP blocks is made in the U-block by using 
again the blocks interconnection model above. Figure 3.6 shows the U-block 
structure and array structure of the U-blocks.
Each of the 1-bit of SH, REF, and MSK block is a MSDFF cell and the 
CMP block is a COMPARE cell. The input signals DS (for shift register),
DR (for reference register) and DM (for mask register) are connected to 
the D inputs of the MSDFF cells separately. Two-phase clock is applied 
to each MSDFF in the U-block. The input and output signals are located 
around the U-block so that they can be placed horizontally and vertically 
(array structure) without any need for a wiring channel between them. The 
COMPARE cell inputs are Q and QB outputs of the MSDFF cells.
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Figure 3.6: U-block and array structure of U-blocks.
In the array structure of the U-blocks (SRMC block), the serial data input 
to the shift register is the node SI, which is connected to node DSO of the 
block UO. The serial input data propagate in the array structure through 
UO, Ul, ...U127 and leave the array at node SO. When a 128-bit long data 
in the shift register at a fixed time is viewed, the most significant bit of the 
data is found in block UO and the least significant bit in block U127. The 
reference and mask registers axe loaded in 16 cycles from the data bus. In the 
first cycle, least significant 8-bit word and in the 16-th cycle most significant 
8-bit word is loaded to the registers. The 8-bit word is shifted from left to 
right along the registers. The most significant bit of the data bus (D7) is 
connected to the inputs of the registers (in UO block) with which the most 
significant bit of the data in the shift register is compared. In this way, the 
correct bits of the reference, mask and shift registers axe compared in the 
COMPARE cells. The shift register can also be loaded through the data bus 
in 16 cycles. D7 is connected to the shift register input in block UO, D6 to 
U9, ...DO to U112.
After drawing the stick diagrams of the MSDFF cells and the COMPARE 
cells, SRMC block size is estimated from the cell stick diagram sizes. The
2 0
following table gives the sizes.
ESTIM ATED SIZES OF CELLS IN SRMC BLOCK
C ELL Height W idth
M S D F F 90/xm 150^m
C O M P A R E 70//m 100//m
U 350/um 150;um
SR M C 2400/im 2800^771
SRMC block size does not include 128-bit comparator output width which is 
at least QOOfim. Including this width, SRMC block size becomes 2400//m x 
3700 /im .
The integrator (INT block) is now to be placed next to the SRMC block. 
The stick diagrams of the cells used in the adders axe drawn and their sizes 
are estimated.
ESTIM ATED CELL SIZES FOR AD DERS
C E LL Height Width
IN V 60fim 30/xm
H A E 60/im lOOfim
HAO SOfirn lOOyum
F A 70/zm 200fim
It can be seen that two 1-bit adders (HAE cell with inverted sum output) 
and a 2-bit adder (HAE, FA and INV cells), placed side by side, requires 
about 590/im width. Four U-blocks in the array have 600/xm width. It was 
then decided to append these adders (1-bit and 2-bit adders which are the 
first two stages of the I ’s counter) into the SRMC block. See figure 3.7. So, 
128-bit lines from 128 COMPARE cells are now reduced to 96-bit lines as 
the outputs of 32 2-bit adders. Consequently, 900/xm wiring channel width 
is used for about GOOyum wiring channel of 96-bit lines and first two stages 
of the I ’s counter. Now, the SRMC block has a low fraction of area devoted 
to the wiring channels among the blocks. The exact size of the SRMC block 
is required for the placement of other cells and blocks whose shapes and
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Figure 3.7: 1-bit and 2-bit adders embedded into the SRMC block
sizes are dependent on the size of the SRMC block. The layouts of MSDFF, 
comparator, inverter, half and full adders are drawn, then the U-block and 
SRMC block is constructed. The exact size of the SRMC block layout is found 
to be 2130//m x 4170/im. The SRMC layout can be found in the BAC128 
layout plot in Appendix A and Appendix E.
All the adders of the I ’s counter in the integrator block (INT) are con­
structed by cascading half and full adder cells. The stick diagrams are drawn 
and the sizes of the long thin adder cells are estimated. 3 and 4-bit adders 
of the INT block are placed perpendicular to the SRMC block and separated 
in the middle of the INT block for minimizing the wiring channel width be­
tween SRMC block and 3 and 4 bit adders. 5, 6, 7 and 8-bit adders are placed 
parallel to the SRMC block below the 3 and 4-bit adders. The adder cell ori­
entations and their estimated sizes (in microns) are shown in figure 3.8. The 
routing is to be done using two metal layers. Both of the metal layers, metal- 
1 and metal-2 are used in the wiring channels to reduce the channel width. 
Metal-1 lines are assumed as 5^m wide and Afim separation. Metal-2 lines 
are assumed as 7/im wide and 5//m separation [8]. The wiring channel sizes 
between the adders are estimated by calculating the width of the maximum 
number of lines that may exist in parallel to the channel. The results are
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Figure 3.8: Placement of 3, 4, 5, 6, 7 and 8-bit adders and their sizes.
rounded up to integers divisible by 5. Below, a line in the rectangular wiring 
channel will be called orthogonal to the channel if the line runs parallel to 
the short side of the channel, and it will be called parallel to the channel 
if it runs parallel to the long side of the channel. The channel between the 
SRMC block and the 3-bit adders may contain at most 24 metal-1 lines par­
allel to SRMC block and the wiring channel width is calculated as 220pm. 
There are 6 metal-1 lines parallel to the channel next to 3-bit adder and this 
channel width is 55pm. The 3-bit adders are connected to the 4-bit adders 
by 4 metal-2 lines orthogonal to the channel and 4 metal-1 lines parallel to
4- bit adder occupying 10pm width. The connection of 4-bit adders to the
5- bit adders are made by metal-2 layers. The metal-2 lines which are laid 
over metal-1 layers in the wiring channel between 3 and 4-bit adders, create a 
wiring channel between 4 and 5-bit adders. In this channel, at most 5 metal-2 
lines may run parallel to the channel and 2 metal-1 lines exist parallel to each 
5-bit adder. This wiring channel width is 80pm. The wiring channel below
5- bit adders has double 6 metal-1 lines connecting 4 5-bit adder outputs to 2
6- bit adder inputs. 12 lines may exist parallel to the channel and the channel 
width is IlOyum. 2 6-bit adders are connected to the 7-bit adder by 14 metal-1 
lines which may be parallel to the channel and occupy 130^m. Finally, the 
channel below the 8-bit adder has 8 metal-2 lines from 7-bit adder outputs 
and parallel to the 100pm channel.
After drawing the stick diagram of the controller block (CNTL), and
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Figure 3.9: Up-date floor plan
estimating its size as 500/im x 300/im, it is seen that the CNTL block can 
be placed inside the INT block which is indicated in figure 3.8. At this point 
of the floor planning, the placement of the adders axe very well arranged on 
floor plan with feasible wiring channel sizes. The threshold (TH) and the 
decision maker (DM) blocks are merged (THDM block) in order to minimize 
the length of 16-bit lines running from the TH block to the DM block. TH, 
DM and STATUS blocks internal structures are designed after completing 
the layout drawings of the SRMC, CNTL and INT blocks. The latest floor 
plan is shown in figure 3.9. This floor plan will continue to change as the 
layout of the blocks are drawn and the other components of the blocks, such 
as muxes, and buffers, are included to the chip during the layout drawings. 
W ith the present floor plan, the chip area without the muxes, buffers, pads, 
power rails and their routing is estimated as 4mm x 4.2mm.
3.4 L atch-up, m etal m igration, and noise
The latch-up in the bulk CMOS integrated circuits occurs because of the 
existence of parasitic p n p n  paths in this structure [9]. The occurence prob­
ability of the latch-up is high at the places where large currents flow through 
the devices. The I/O  pads have electrostatic discharge protection devices 
and guard rings around the wide transistors, and their layout designs require 
special techniques and design rules. The I/O  pads are used in BAC128 chip 
as the standard cells from IMEC standard cell library. While designing the 
cell layouts, the following rules that reduce the possibility of latch-up are 
applied:
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• Each n-well is tied to VDD by n-well contacts.
• One substrate contact is placed for every supply connection and for at 
least every five transistors.
• The substrate contacts are placed as close as possible to the supply rails 
(VDD and GND).
• N-type and p-type transistors axe laid out close to GND and VDD rails 
respectively.
If the current density in a conductor exceeds a threshold value, then metal 
migration (electromigration) occurs [10]. Electromigration is the transport 
of the metal ions through a conductor by the transfer of momentum from 
electrons to the positive metal ions. This causes a void or a break in the 
conductor. The design rules provide limitations on the current density for 
conductors in order to avoid electromigration. For example, according to the 
design rules in [8], current density in metal-1 conductor, whose thickness is 
between 1.05 /im  and 1 .4 /im , must not exceed SQQpLA/¡im. Therefore, 10/^m 
wide metal-1 can carry at most 8mA current. Consequently, in the layout 
designs, the layers in which large currents may exist (power rails) should be 
made wide enough to avoid metal migration. The currents in these layers are 
determined from the simulation results.
Noise margin is a measure of allowable noise voltage on the input of a 
gate, which will not affect the output state. It is specified in terms of low 
noise margin, N  M l , and high noise margin, N M h , given by,
NM l =  \ViL max f^ I/7nor|
NM h =  \VoHmin — ViHmin]
where Vil , Vql, Vqh and Vih are the low input, low output, high output and 
high input voltages of a gate, respectively. These voltages are found from 
the input (V/)-output {Vo) transfer characteristic of the gate [7]. Vn  is the 
solution of the equation {dVo/dVi) =  — 1 at V/ =  Vn  and while pmosfet(s) 
and nmosfet(s) are operating at linear and saturated regions respectively. 
ViH is the solution of the equation {dVoldVi) =  —1 at V} =  Vih and while
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pmosfet(s) and nmosfet(s) are operating at saturated and linear regions re­
spectively.
If either N M l or N M jj of a gate is found to be less than about O.lVDD, 
then the gate may easily be affected from the noise that may exist on the 
inputs of the gate. The noise margins of an inverter, 3-input NAND and 
2-input NAND and NOR gates are calculated. 7/j.m and 9fj,m channel widths 
are used in n-type and p-type transistors, respectively, with 3/um channel 
length for both transistors. NAND and NOR gate noise margins are calcu­
lated by using the transfer characteristic of the inverter derived in [7]. NAND 
gate inputs and NOR gate inputs are tied together forming an inverter for 
each gate. The gate transistors in series are considered as one with scaled 
/? value by (1/no. of mosfets in series) and the transistors in parallel are 
considered as one with scaled /3 value by (no. of mosfets in parallel). The 
scaling results are summarized in the table below.
^  o f inverter n — input N A N D n — input N O R
pmos n^p !3pn
nmos /3n I3n/n
The noise margins are found for minimum, nominal and maximum threshold 
and Kp  values of Spice parameters (see Appendix C). The results are verified 
by simulations and tabulated below. Gate threshold values are also included 
in the table.
IN V . 2 -  N A N D 2 - N O R 3 -  N A N D
Vtg
m in. 2 M V 2.707 1.507 3.077
nom. 2.12F 2.677 1.667 2.987
max. 2.197 2.647 1.827 2.897
N M l
m in. 1.427 2.257 0.897 2.747
nom. 1.637 2.337 1.167 2.737
max. 1.847 2.417 1.437 2.747
N M h
min. 2.667 1.817 3.357 1.357
nom. 2.607 1.887 3.207 1.507
max. 2.537 1.947 3.037 1.647
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Figure 3.10: (а) Capacitive coupling (b) Resistive coupling
None of the cells in BAC128 has more than three mosfets in series or more 
than two mosfets in parallel between the supply and the output of the cell. 
Therefore, the nominal noise margins of each cell will be more than 1.16У for 
low noise margin and 1.5V for high noise margin. So, it can be concluded that 
the sensitivity of the cells to the noise is high enough, if O.lVDD  criterion is 
considered.
There are two main sources of noise in digital MOS circuits; capacitive 
coupling and resistive coupling [11]. Figure 3.10 (a) shows a part of a circuit 
where coupling capacitance Cab exists between the nodes A  and B. The 
logic transitions at node A  cause a noise on the node В  by means of Ca b - 
The noise coupling can be reduced by decreasing Ca b , the resistance R b and 
increasing the Cb - Many coupling capacitances that exist in the layouts are 
decreased by reducing the number of overlaps, decreasing the overlapping 
areas, and avoiding long overlaps between the layers. Metal-2 layer, which 
has a very low overlap and fringe capacitances with the layers, is laid out 
without considering the lower level layers beneath it. For long runs of metal- 
2 and metal-1 wires in parallel, overlapping of these two layers axe avoided 
wherever possible.
Resistive coupling, as a source of noise, is the result of resistive feedback 
in GND and VDD power rails. Figure 3.10 (b) shows a typical resistive 
coupling that causes noise by the effect of one gate on the other. While 
node A  is high, node C may change its state to low if Cl discharges and 
causes a voltage drop, Ур, on greater than nmosfet threshold voltage. In 
the layouts, the sources of the transistors (the diffusion layers, which have
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large resistances compared to the metal layer resistances) are kept as short 
as possible and power rails connections are made by metal layers instead of 
the diffusion layers in order to reduce the resistive coupling. Also, contact 
cut resistances are reduced by using multiple cuts at the places where large 
currents flow (clock drivers, buffers).
3.5 T he layouts and th e sim ulations o f th e lowest level 
cells
There are ten lowest level cells used in the chip; inv, hae, hao, carry , fa, 
msdfF, com pare, d la tch r, m ux21, dec37. These cells are used in the 
layout design of the higher level cells and they are the layout designs of 
the corresponding elementary modules in the logic and circuit design. The 
layouts of the cells in BAC128 are not designed for general purpose usage. 
Each cell has its own layout characteristics, such as the location of cuts, vias, 
extension of p+  implant and n-well masks to the cell boundary, and even 
unused areas between the diffusion regions. The layouts of these cells are 
shown in Appendix D.
For the simulation of each cell. M agic’s circuit extractor is used. The 
extracted layout file is converted to the Spice format and transistor model 
parameters that are supported by IMEC are appended. The Spice transistor 
parameters are given in Appendix C. In Appendix D, worst case propagation 
delays and drive capability for loaded and unloaded (intrinsic) outputs, node 
capacitances, dynamic power dissipation and Spice output waveforms are 
given. Worst case speed simulations are done for rise/fall times and propaga­
tion delays. 500fF load capacitance (Cl), is used to simulate the capacitance 
of the interconnection node between the cells. Cl is assumed to be higher 
than the value of the wiring capacitance plus the input capacitance of a cell. 
The most capacitive cell input has 230fF capacitance (Cl input of fa cell), 
which is less than 500fF. dec37 cell is not considered here, because its inputs 
which have capacitances higher than 400fF are driven by the buffers in the 
pad cells. Therefore, the assumption is valid as long as the wiring capacitance 
does not exceed 270fF and wired OR’s do not exist at the output of the cells.
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For example, it can be calculated that 4/zm wide 1500/zm long metal-1, Zixm 
wide 1200/xm long polysilicon and 7/im wide 1300/um long metal-2 layers have 
approximately 270fF wiring capacitances.
The gate capacitances of the transistors are added to the input wiring 
capacitance at the input nodes of a cell and listed in Appendix D under N ode 
C apac itances. In the calculation of maximum gate capacitances, channel 
length for both p-type and n-type mosfets are taken as 3.2^m. Nominal Spice 
parameters are used in the simulations for dynamic power dissipation. During 
these simulations, output nodes of the cells are loaded with 500fF capacitance 
and the output signals at IMHz with 50% duty cyle is considered.
In Section 3.2 (determination of the transistor sizes), the delay in the 
128-bit and 256-bit correlation has been calculated. More accurate delay 
is calculated in this section using the simulation results of the cells. The 
calculations are carried out in the same way as described in Section 3.2. 
The result is that, as soon as PHI falls, the correlation result ready to be 
latched is found in 450nsec for 128-bit correlation and in 526nsec for 256-bit 
correlation. Therefore, assuming a 50% duty cycle PHI clock signal, minimum 
period should be about Ifisec, which implies a maximum clock frequency of 
about IMHz for 128-bit correlation.
In logic and circuit design section, the transistor count of the I ’s counter 
and decision maker logic designs was reduced. If the I ’s counter logic and 
decision maker logic were designed by using half adders, full adders and carry 
stages of the full adders with non-inverted outputs, it can be calculated as 
in Section 3.2 that the overall delay from the falling edge of the clock to 
the D-latch input would be 579nsec for 128-bit correlation and 664nsec for 
256-bit correlation. This result is 28.7% and 26.2% slower than the present 
design results for 128-bit and 256-bit correlation, respectively. Also, it has 
been calculated in logic and circuit design that the design would require 730 
more transistors which might occupy an area of about 7 0 0 x 7 0 0  ¡jl^ .
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3.6 H igher level cell layouts and routing
In the layout hierarchy, higher level cells are designed by using the lowest level 
cells, as explained in the previous section. The higher level cells and their 
routings are laid out with the aid of the floor plan that has been drawn as the 
update floor plan in the floor planning section. Higher level cell layouts given 
in this section are the final layout drawings achieved after a number of repet­
itive cell displacements and layout modifications for the area minimization. 
So, the layout hierarchy becomes completely different from the hierarchy of 
the chip logic design [3]. Therefore, in the layout design, the layouts of the 
gates that belong to a certain block in the logic design, may not belong to the 
cell representing the block. The final locations of the higher level cells and 
the routing of the higher level cells are given in figure 3.11 and figure 3.12, 
respectively, at the end of the section. The top level cell layouts are plotted 
in Appendix E. The layout hierarchy of these cells and the complete layout 
of BAC128 can be found in Appendix A.
The higher level cell design is started with the most area consuming top 
level cell, srm c, and its instances. The srm c cell is the implementation of 
SRMC block in the floor plan and it has an array structure of dimension 
8 X 16. The array elements are the u cells which consist of master slave D- 
type flipflop (msdfF) cells and comparator (com pare) cells. First two stages 
of the I ’s counter are embedded into the array. The arrangement of the cells 
has been determined during the floor planning.
Each u cell is composed of three m sdff cells and a com pare cell. 1-bit 
and 2-bit adders are laid out in a d d l2  cell which includes two a d d lb  (1- 
bit adder) cells and a single add2b  (2-bit adder) cell. The a d d lb  cell is 
actually a hae (half adder-even) cell with inverted sum output. This cell 
is created for matching four u cell lengths to add  12 cell length. The hae 
and inv (inverter) cells are used in constructing the a d d lb  cell with some 
modifications to reduce the cell area, therefore these cells are not found as 
the subcells of a d d lb  cell.
30
The srm c  cell has 96 metal-1 layers which are grouped as 12-24-24-24- 
12 and run vertically in the cell. These layers are the outputs of the 2-bit 
adders and they are the inputs to the 3-bit adders which are to be located 
in add34  cells below the srm c cell. The horizontal metal-2 lines are the 
interconnections among the shift registers, com pare  and a d d l2  cells.
Before completing the srm c cell layout, power rail widths are checked for 
current density capability with the assumption of a chip operating frequency 
IMHz. In the u cell, there axe four pairs of power rails; three pairs from three 
msdfF cells and one pair from com pare cell. When the u cells are arranged 
side by side in the array structure, the power rails extend and supply 16 u cells 
in a column. Each cell in the u cell has 7/im wide metal-l layers for VDD and 
GND power lines, and these metai-1 lines are capable of supplying the total 
current drawn by 16 msdfF cells or 16 com pare cells. Using the simulation 
results, average dynamic currents for msdfF cell and com pare cell are 7.2fxA 
and 6.4/zA respectively. Consequently, 16 msdfF cells draw 115.2yuA and 16 
com p are  cells draw 102.4/iA current. The design rules state that, maximum 
current density should not exceed SOOfiA/fx or 5600fxA/7iJ,m for metal-1 layer 
. Therefore, there is no need to increase the power rail widths of the u cell. 
In the a d d l2  cell, there are three inv cells, three hae cells and a fa (full 
adder) cell. Average dynamic current ratings of these cells are 3fiA for inv 
cell, 11.5^A for hae cell and 20fJ,A for fa cell. A single a d d l2  cell draws 
63.5iJ,A current. 4 a d d l2  cells which are located adjacent to 16 u cells, draw 
254/zA total current and therefore, there is no need to increase the power rail 
widths of the a d d l2  cell. It should be noted that, in the simulations of the 
lowest level cells, load capacitance of 500fF has been used. The cells used 
in srm c cell may have load capacitances higher than 500fF, especially due 
to the wiring capacitances. Even if the load capacitances were doubled and 
hence the average dynamic current doubled, the new current ratings would 
be still much smaller than 5600/zA. In Section 3.9, the power dissipation of 
the cells that have load capacitances larger that 500fF are calculated more 
accurately.
The exact size of the srm c cell is used in the floor plan as a fixed sized 
block and the adders of the INTEG block are placed relative to it. The
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INTEG block in the floor plan is implemented by two top level cells; add34 
and add5678. add34  cell has two 3-bit adders (add3b) and a 4-bit adder 
(add4b). add5678  cell has four 5-bit adders (addSb), two 6-bit adders 
(add6b), a 7-bit adder (add7b) and an 8-bit adder (add8b). Each n-bit 
adder cell consists of inverter, half adder and full adder cells which are the 
lowest level cells. An n-bit adder is constructed by placing one half adder 
followed by (n-1) full adders and an inverter for the carry output. As n 
increases, the length of the n-bit adder increases but the height remains the 
same as the height of a full adder (fa) cell.
ad d 7 b  cell outputs are buffered to drive the input/output pad cells, multi­
plexers which are placed in the th d m  cell, add8b  cell inputs and the tristate 
buffers through which add7b  cell outputs are put on the data bus. The 
buffers are laid out in the add5678 cell and the remaining area is used as 
the wiring channel. The spacing between add34 cells in the middle of the 
layout drawing is left to be occupied by the cn tl cell. Therefore, the wiring 
channel between add34  cells and the add5678 cell is expanded in order to 
achieve the routing of cn tl cell through this wiring channel.
The power rail width to which the most cells are connected in the add5678 
cell is the one that feeds four addSb cells. There are four inv, 16 fa and four 
hao cells in ad d5b  cells. The total average dynamic current at IMHz is cal­
culated as 383)uA which is much smaller than 5600/iA. Therefore, the power 
rail widths (7//m metal-1) in add34  and add5678 cells axe not changed. 
Power dissipation and the current ratings of the buffers in the add5678 cell 
are simulated in Section 3.9 and the power rail widths of the buffers axe 
checked in that section also.
The CNTL block is laid out in cn tl cell. The logic that prevents read and 
write (R, W) signals to be both active and generates RD and WR signals, 
is located neax the R and W. signal input pad cells. The cn tl cell is located 
about at the center of the chip with its output lines running over the entire 
chip to control the cells. Therefore, the outputs of cntl cell are buffered to 
drive the large capacitive loads. These buffers are also used in the generation 
of the two-phase clock for writing data to the threshold registers, signals to
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tristate buffers (EN and ENB) for the shift register read operation and fina lly^  
signals to the 2-to-l multiplexers’ select inputs for TEST operation.
The THDM block layout is drawn in th d m  cell. In the th d m  cell, c rry9a  
cell is constructed by arranging 6 carry stages of the full adders (crry  cells) 
side by side and attaching two fa cells at the end. The cell c rry9b  is con­
structed by placing 7 c rry  cells side by side and attaching a fa cell at the 
end. The m sdff cells which are used in the threshold registers could not 
simply be placed side by side, because the area devoted to this cell in the 
floor plan is not wide enough. Therefore, each register is placed as two rows 
of four m sdff cells. The cells c rry9a  and crry9b  are located above the two 
threshold registers. The two-phase clock of m sdff cells for write operation 
is generated in the cn tl cell and carried into the th d m  cell. The power rail 
widths are not checked because the number of cells sharing a pair of power 
rail is less than that of the cells in srm c and add5678 cells. Therefore, the 
rail widths are sufficient to supply the cells.
The STATUS block is implemented in s ta tu s  cell. The s ta tu s  cell con­
tains three non-inverting tristate buffers, five m sdff and five m ux21 cells. 
The tristate buffers drive the three bit of the data bus whenever read status 
register operation is invoked. An inverter is used to generate ENB signal for 
the tristate buffers and two-phase clock is generated by another inverter in 
the s ta tu s  cell. The non-inverting tristate buffer is created as a cell, n itbuf, 
whose layout and simulation results axe given in Appendix D.
Prior to the routing of the top level cells, the multiplexers of the shift 
register are placed at the rigth side of the srm c cell. See figure 3.11 at the 
end of the section. The multiplexers of the reference and mask registers and 
the non-inverting tristate buffers of the shift register are placed in pairs below 
the srm c  cell. The multiplexer at the output of the shift register is placed 
at the upper left corner of the srm c cell.
In the wiring channel between srm c and add34 cells, there are 96 metal-1 
wires connecting the srm c cell outputs to the add34 cells. Input/output and 
control signals of the m ux21 and n itb u f  cells below srm c run in metal-2 
layers and crosses the 96 metal-1 layers. The 8-bit data bus, 3-bit address lines
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for the cn tl cell, three pairs of two-phase clock signals, clock driver inputs 
and a wide VDD power rail are also found in the channel. The channel is 
used efficiently without leaving any free area on it. The data bus is extended 
up and down at the lower right corner of the srm c cell to reach the shift 
register multiplexers, the data bus pads on the rigth and the top, the status 
register inputs/outputs and the threshold register inputs. At the lower left 
corner of the srm c  cell, data bus turns down and reaches the outputs of the 
add5678  cell.
One of the wide wiring channels in the chip is found between the add34 
cells and the add5678. The channel is wide because cntl cell is located in 
between the add34  cells and uses the channel to tranfer the control signals 
to the th d m  and s ta tu s  cells via metal-1 lines. Also, the clock (CLK), read 
(R) and write (W) input signals from the pads, located at the left side, run 
in this channel.
The third wide wiring channel is in the add5678 cell below add8b  cell 
and below the buffers of the add7b  cell. This channel is used for the con­
nection of the adder outputs to the data, bus, to the input/output pads of 
the I ’s counter, to the add8b  cell and to the inverters and multiplexers in 
the th d m  cell.
The remaining routings are completed with modifications on the wide 
wiring channels for area reduction. Three clock drivers are placed above the 
s ta tu s  cell, partially occupying the wide wiring channel between the srm c 
cell and add34  cells. Clock driver transistor sizes are determined considering 
the area in Section 3.7. The routings are shown in the chip routing plot at 
the end of the section.
There are 28 input/output cells (pad cells) that are distributed around 
the chip active area in equal numbers (7 pads) on each side. The pad cells 
are all TTL compatible and selected from IMEC standard cell library. For 
some of the pad cells additional logic is required for invert and enable/disable 
purposes. The additional logic is laid out below the pad cells so that when 
the pad cell is placed at one the side, the logic layout stands between the pad 
cell and the chip active area. The pad cells distribution together with the
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higher level cells are shown in the chip routing plot.
For bidirectional data input/output to/from the data bus in the chip, 
B IT T 2  cells (Bidirectional inverting input, non-inverting tristate output 
with 2 TTL drive) from IMEC cell library are used. The B IT T 2  cells are 
also used for cascading the two chips to have 256-bit correlation process. For 
serial data input, clock, read, write, chip select and 3-bit address input sig­
nals, inverting input IMEC pad cells I IT  are used. The power supply pad 
cells are lO V D D  and lO V SS. The lO V SS cell is for GND connection and 
placed approximately in the middle of either side. Its location is considerably 
important from the point of view of latch-up and n-type transistor threshold 
voltages. The best place to keep the bulk potential in all regions at GND 
level would be therefore in the middle of either side of the chip. The pad 
cells 012  and O T2 are inverting output and non-inverting tristate output 
cells respectively. Both cells have 2 TTL drive capability. The 012 cell is 
for SYNCH signal output and OT2 is for SOUT (serial data output) signal. 
The electrical characteristics of the pad cells are given in Appendix D.
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Figure 3.11: The location of the top level cells in BAC128.
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Figure 3.12: Routing of the higher level cells.
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3.7 Clock D istribution
Two-phase clocking scheme is used in the BAC128 chip. Three two-phase 
clocks are generated inside the chip for shift, reference and mask registers 
as the signals DPHI-DPHIB, DWREF-DWREFB, and DWMSK-DWMSKB. 
Two-phase clock is generated from a single clock by simply inverting it. To 
minimize the clock skew, local clock drivers are designed and clock signal 
lines are distributed with metal-1 and metaJ-2 layers for both phcises in equal 
lengths [12]. In the complementary CMOS clock skew occurs in two different 
ways. One way is the overlapping of two-phase clocks at high or low levels 
and the other way is the slow transition times of both clock phases [7].
The clock skew effect is analysed for the registers, each having more than 
20pF clock capacitance per phase. In the analysis, two cascade connected 
n isd ff cells are used. Transistors in the cells are modeled as switches that 
are either ON or OFF. A skewed two-phase clock is applied to the input. One 
period of the clocks is divided into the intervals in which the transistors are 
found at different states. The intervals of the input clocks and the mixed level 
logic representation (mosfets and gates) of the two msdffs for each interval 
are shown in figure 3.13.
For correct shift operation, Qi node must not change the state of the node 
QBi^\. And Oi node must not change the state of the node ORj+i. The 
overlapping time, Tqv·, during which a path from node Qi to node 
and node O,· to node OR,+i exists, covers the intervals B,C,D and F,G,H. 
Dominant intervals for the clock skew are C and G. In these intervals, the 
clocked transistors are found at their minimum channel resistances. In the 
time interval C the propagation delay between nodes Qi and QBi+i can be 
approximated as,
' ^ c  =  2  { ^ f a l l i O B i + i )  +  t r i s e ( O i + i )  t f a l l ( Q B i + i ) ]
=  0.4 2 ^Oj+i
βη βρ
+ 2
βη
= 3.3 nsec.
38
Half period is divided into intervals.
Interval A
Interval B
Interval C
Interval D
Interval E
Interval F
Interval G
Interval H
----------  i'th MSDFF ------ 1 f ------  i+l'th MSDFF ------- 1
Dj , OBji-^  0^  oв^r^, Oi+i
Qi
t >
_ ^ ( J  U < ] J  [ ^ | J
' O
^  U H
c >
Qi+i
Figure 3.13; Clock skew analysis. The state of the msdflf cells are shown for 
all intervals.
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Figure 3.14: The logic diagram of the clock driver.
For the time interval G, the delay is,
1
TQ 2
0.4
[ir ia e{Q B i)  +  t fa ll{Q i) + trise ( O B i + i ) ]
o j ^Qi j o
i^ n ^p
=  5.1 nsec.
Therefore, the overlapping of the clocks at high level should be less than 
3.3 nsec and overlapping at low level should be less than 5.1 nsec. In the 
other intervals of Toy, the channel resistances are relatively high and they 
increase the average gate delays of the inverters. The propagation delay 
between the nodes Qi and QB{.^i (Oi and OBi+i) is higher in the B and D 
(F and H) intervals than the delay in the C (G) interval. Therefore, the 
influence of the intervals B,D,F,H to the clock skew is small.
The BAC128 chip can operate at most at IMHz clock frequency. There­
fore the clock rise and fall times are not critical from the point of speed 
considerations. Rather, they are considered for the clock skew problem. The 
area of the chip can also affect the size and hence the rise/fall times of the 
clock drivers. After the blocks are placed and the inter-block routings are 
completed, the clock drivers are fit into a restricted area which is not used 
either for the wiring channels or for the cells. (See locations of the top level 
cells Section 3.6). Three identical clock drivers are placed in this area; one 
for shift registers, one for reference registers and one for the mask registers. 
In figure 3.14, the logic diagram and the transistor sizes of a clock driver are 
shown. The layout can be found in Appendix D.
The clock driver is simulated after calculating its load capacitance. The 
clock driver load capacitance is sum of the gate capacitances of 128 piece
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of m sdff cells plus the wiring capacitances. A single msdfF cell has 177fF 
clock capacitance per phase (see m sdff cell electrical characteristics in Ap­
pendix D), and for 128 pieces of m sdff cells the clock load is about 23pF 
per phase. The clock distribution wires run about 4500^m in metal-2 with 
7fim  thickness and about ISOOyum in metal-1 with 7¡im thickness. Using the 
process parameters [8], total wiring capacitance is calculated as 1.25pF. In 
the simulation, the clock driver is loaded by 25pF capacitance per phase. The 
simulation results are given in Appendix D.
The m sdff cell is simulated for several intentionally skewed input clocks. 
The simulations are done for 5nsec, 7nsec and lOnsec of clock overlaping 
durations (AT) to observe the skew effect in the intervals B,C and D only, 
because tc < tq. The clock is the output of the clock drivers with 25nsec rise 
and fall times (rise/fall times are the simulation results of the clock drivers). 
Spice outputs are plotted by Spiceplot program on CALCOMP plotter and 
are given in figure 3.15.
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Figure 3.15: Spice plots for clock skew effects. (a)AT=5nsec, (b)AT=7nsec, 
(c)AT=10nsec.
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3.8 Top level cell sim ulations
At the end of the layout design part, the cells at the top level of the lay­
out hierarchy are simulated by Spice for accurate cell delay determination 
and by R n l for functional check. For R n l simulation, test waveforms are 
applied to the entire chip through the I/O  pads and functionally the chip is 
tested [3]. For Spice simulation, the top level cells are gathered in groups 
and each group is simulated separately. The output nodes of the groups are 
loaded by the capacitors whose values are extracted from the layout by the 
circuit extractor of M agic. Since Spice can handle limited number of tran­
sistors for a feasible simulation time, the cell count of the groups is reduced 
so that the simulation result still gives the worst case delay in the group. 
In Appendix E, the block schematics of the groups with reduced number of 
cells are drawn and some of the Spice output waveforms of each group are 
plotted by Spiceplot. The groups are independent of the layout and the 
logic design hierarchies. The cells used in the groups are taken from the logic 
design schematics [3]. The simulation results which are obtained from the 
Spice outputs are summarized in tabular forms below.
R eference  (M ask) reg is te r  group:
The layout structure of the reference and mask registers are exactly the 
same and both of their ROUT and MOUT nodes have almost the same node 
capacitances (2pf). Therefore, a single simulation run is made for the ref­
erence register (the results are the same for the mask register). Simulation 
results of this group is tabulated below.
FROM DI DWREF DWREF
TO Z Q1 ROUT
DELAY 2ns 9ns 30ns
Shift re g is te r  g roup :
FROM SI z DPHI SQO DPHI SOUT RSH
TO Z D1 SQO D2 SOUT BSOUT D-BUS
DELAY 3ns 3ns 18ns 3ns 16ns 8ns 26ns
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The delay up to the pad output can be calculated by using the I/O  cells 
delay characteristics given in Appendix D. For example, the cell OT2 has an 
intrinsic delay of 9.6 nsec, and delay/pf of 0.12nsec. If the load capacitance 
of the pad is 50pf, then as DPHI falls, the output of the last msdfF cell will 
be delayed for 25nsec up to the cell OT2 and 9.6nsec+50x0.12nsec (15.6nsec) 
at the output. The total delay will be 40.6nsec.
T h re sh o ld  reg is te rs  g roup:
In this group, the cells axe laid exactly the same way as in the th d m  cell. 
Therefore, the node capacitances are added only for the cells that are not 
found in the th d m  cell. Polysilicon layer resistances at the output of the 
msdfF cells are calculated because of their long run, and included into the 
Spice deck. Simulation results are tabulated below.
FROM WT WT WT WT WT
TO A6 B6 A7B B7 B7B
DELAY 6ns 11ns 15ns 16ns 22ns
S ta tu s  reg is te r  g roup :
No cell reduction is made for this group, because of its few number of 
transistors. Three simulation runs are made for writing, reading and TEST 
mode operations. The results axe tabulated below.
FROM WS WS WS WS WS WS
TO CLEAR SOE PRBSB BPRBS M/S BM/SB
DELAY 22ns 43ns 34ns 47ns 39ns 58ns
FROM WS WS RS RS RS
TO BWSH BWSHB DO D1 D2
DELAY 36ns 46ns 32ns 31ns 31ns
In te g ra to r  g roup :
The cells for this group are selected for the maximum delay by using the 
analysis results of Section 3.2. The simulation results are tabulated below.
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FROM SQ SQ SQ SQ SQ SQ SQ SQ
TO CP 1.0 2.1 3.2 4.3 5.4 6.5 7.6
DELAY 8ns 13ns 72ns 102ns 135ns 171ns 210ns 234ns
D ecision  m aker g roup :
This group is divided into two parts; 128-bit correlation and 256-bit cor­
relation. The cells are selected by using the results of Section 3.2. The 
simulation results for both 128-bit and 256-bit correlation are tabulated be­
low.
128-bit Correlation 256-bit Correlation
FROM 7.6 7.6 INT 7.6 7.6
TO B7.6 D D6 8.7 D
DELAY 14ns 52ns 30ns 42ns 90ns
C o n tro lle r  g roup :
The complete cn tl cell and three c lkbuf cells are included into this group 
without any cell reduction. Five simulation runs are made for many number 
of input/output signals in the group. The results of these simulations are 
tabulated below.
FROM I-WRB I-WRB I-WRB I-WRB I-WRB
TO DPHI DWREF DWMSK WT WS
DELAY 41ns 44ns 44ns 38ns 32ns
FROM A-BUS A-BUS I-CLKB I-RDB I-RDB
TO INT TEST DPHI RS RSH
DELAY 34ns 53ns 34ns 40ns 40ns
I n p u t /O u tp u t  pads g roup :
This group includes all the types of the I/O pad cells used for input and 
output signals and the logic circuits related to these cells. Three simulation 
runs axe made. The SOUT signal is not included in this group, since it 
was simulated in the Shift register group above. The AOB, A IB, A2B signals 
characteristics are calculated from the I/O  pad cells’ electrical characteristics. 
The results are tabulated below.
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FROM I-CLKB I-CI I-SINB I-CSB I-RDB I-RDB I-WRB I-WRB DPHI
TO CLK Cl SIN CS RD EDOUT WR DI SYNC
DELAY 8ns 8 ns 3ns 12ns 11ns 33ns 12ns 74ns 35ns
The top level cells simulation results give accurate timing characteristics 
of the BAC128 chip. These characteristics are summarized under shifting, 
integrating (includes decision making), latching, write and read operations. 
The signals considered are; CLK, WR, RD and 3-bit address bus (AO, Al, 
A2). The minimum durations of the low level and high level logic states of 
these signals are determined by tracing the group simulation results for the 
maximum time required to complete an operation. The results are given in 
the table below. The I/O  pad cell delays are included to the calculations’ 
with lOpf load capacitances.
O p e ra tio n M axim um  p ro p ag a tio n  delay p a th T im e
Shifting(128-bit) C L K pad(\) -^SOUTpad 87nsec
Shifting(256-bit) C L K pad(\) ^SOUTpad-^SINpad->SDO lOGnsec
Integration( 128-bit) C L K pad(\) —>Latch input 286nsec
Integration(256-bit) C L K pad(\) —i’Cpad—>^Cpad-^Latch input 367nsec
Latching C L K pad(/) -^SYNCpad 96nsec
Write W R p ad (\)  -^DI-^SDI 87nsec
Write W R p ad (/)  -^WS->BM/SB lOOnsec
Read R D p ad (\)  —>RS^D0pad 92nsec
Address decoding AIpad-^TEST 63nsec
After the CLK falls, 87nsec is required for shifting and outputing the data 
on SOUT pad for 128-bit correlation. For 256-bit correlation, the data output 
by the slave chip must be input by the master chip and be ready at the input 
of the UO cell, that requires lOGnsec, and the valid 128-bit shift register output 
is compared, integrated then a decision is made. This operation is completed 
in 286nsec for 128-bit correlation. For 256-bit correlation, 367nsec is required 
because of the additional delays due to I/O  operations through the C pads in 
the slave chip and the master chip. The decision maker output is latched and 
output by the SYNC pad in 96nsec as the CLK rise. The maximum write
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time is required for the shift register and for the master/slave mode selection 
in the status register. As WR falls the 8-bit data at the inputs of the shift 
register is ready in 87nsec. As WR rises the master/slave mode is determined 
at the output of the status register in lOOnsec. The maximum read time is 
required for the status register, which is 92nsec. Finally, the address (A0-A2) 
input to the BAC128 can only be decoded in 63nsec. for the TEST signal.
Using the table above, the minimum low level and high level logic states 
of the CLK, WR, RD and A0-A2 signals can be found. The CLK signal 
should be low for at least 373nsec (87nsec-l-286nsec) for 128-bit correlation 
and 473nsec (106nsec-|-367nsec) for 256-bit correlation, also the CLK signal 
should be high for at least 96nsec. The WR signal should be low and high 
for at least 87nsec and lOOnsec, respectively. The RD signal should be low 
for at least 92nsec. Finally, the address bits, A0,A1 and A2, should be valid 
for at least 63 nsec.
The timing characteristics obtained here axe the worst case characteris­
tics. The real characteristics may highly differ from the present results in the 
better direction. The characteristics are also dependent on the process pa­
rameters and the I/O  capacitances that may be different from the considered 
I/O  capacitances in the calculations. Therefore, the BAC128 chip timing 
characteristics should be measured for precise results after the fabrication.
3.9 Pow er rails
In complementary static CMOS circuits, there are three current components 
that cause power dissipation: Leakage current, charging and discharging cur­
rent of load capacitances, and the overlap current.
The leakage currents are the reverse saturation currents of the parasitic 
diodes at the n-well, p-substrate, n-diffusion and p-diffusion junctions. They 
cause static power dissipation during which the inputs and outputs of the 
circuits are at their stable logic levels. Usually, the static power dissipation 
is not considered because of very low value of the leakage currents (O.lnA — 
0.5nA  per gate at room temperature) [7].
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Charging and discharging currents are the most eifective components of 
the power consumption. These currents are found during the transient of 
the output logic level, therefore they cause dynamic power dissipation. The 
power required to charge and discharge a capacitor at the output of a gate, 
CouTi at a switching frequency, / ,  is given by,
Pd = fCourV^
where V  is the difference between the high and low voltage on the load 
capacitor. It is assumed that, the energy on the capacitor is dissipated in 
each period of switching frequency. For complementary static CMOS circuits, 
V  is equal to VDD.
Dynamic power dissipation also occurs due to the overlap current even 
if the load capacitor does not exist. Overlap current results when both p- 
type and n-type transistors are simultaneously found at their ’ON’ states. 
Although this state lasts in a very short period of time and hence average 
power dissipation becomes very low, overlap currents can cause power dissi­
pation as much as fC ourV ^  for slow varying switching inputs (especially in 
I/O  buffers) [11].
Two metal layers, metal-1 and metal-2, are used for both VDD and GND 
power supply lines in the BAC128 chip. All the internal power supply lines of 
the top level cells, which are Ifxm wide metal-1 layers, axe connected to the 
21^m wide power supply lines around the cells. The connection is established 
either directly, when the 21fj,m wide power line is metal-1, or by three vias, 
when the 21fim wide power line is metal-2. Multiple vias are used instead of a 
single large via in the connections, because the current flowing through a via 
is proportional with the perimeter of it and the total perimeter of seperate 
vias is larger than that of a single Icirge via. The vias are seperated by 4/j.m 
and the length of the three vias is 21/xm. The maximum allowed current 
through the three vias is 2-.52mA [8]. The via resistance is less than O.lii 
and the voltage drop on the via is less than 84/j.V for maximum allowed 
current. This value causes a negligible drop on VDD which is 5V. The 21 ¡xm 
wide power lines among the top level cells are connected to dO/xm wide power 
lines around the chip active area. At the connections, 18 vias axe used and 
the vias are again seperated by 4ixm. The pad cells lO V D D  and lO V SS
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are connected to 60fJ,m wide metal-1 power lines. The design rule related 
with the current carrying capability of a layer states that, the maximum 
current density should not exceed 800fJ,A/fj, or 5.6mA/7fj, or 16.8mA/21/j, or 
A8mA/QQpL for metal-1 layer. The distribution of the power rails are shown 
in figure 3.16.
The power dissipation of the lowest level cells have been simulated for
500fF load capacitances at IMHz operating frequency (Appendix D). As the
routings of the top level cells are completed and the routing capacitances
are exactly known, it is seen that some of the load capacitances at the cell
outputs are greater than 500fF. Therefore, the power consumption of the cells
having load capacitances greater than 500fF are calculated and the power rail
widths of all the cells are checked for the possibility of metal migration. For
the dynamic power consumption due to the transient output voltage of the
cells, the power consumption is assumed to be linearly proportional with the
load capacitance. For the power consumption due to the slow varying inputs
of the cells (that cause overlapping currents), the power consumption is found
by Spice simulation. In the calculation of the current drawn by the core cells 
%
(active area cells that exclude the I/O  pad cells), it is assumed that all the 
devices in the core change their output logic levels simultanously at IMHz 
rate. Actually, this situation can never be met, because, at least, either mask 
or reference or threshold or status register can be accessed at a time. All the 
devices can change their output logic levels in the TEST mode, but the rate 
of change in this case is far below IMHz. The current drawn by the top level 
cells and the average dynamic power dissipated in the core are given in the 
table below. The total current rating of buffers in various sizes including the 
n i tb u f  cells in the core are included in the table also.
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C U R R E N T  R A T IN G S O F T H E  C O R E  CELLS AT IM H z
SRMC cell 10mA
ADD34 cells 2.4mA
ADD5678 cell 1.5mA
STATUS cell 0.15mA
THDM cell 0.35mA
CNTL cell 0.55mA
CLKBUF cells 1mA
Buffers 0.65mA
T otal c u rren t 16.6mA
T otal pow er 83mW
In the I/O  pad cells, maximum current flows through the pads when the 
bidirectional pads behave as the output pads. There can be 18 output pad 
cells that can sink 57.6mA (each sinks 3.2mA to drive two TTL logic at 
logic 0) total current to the GND pad through 60^m wide metal-1 power 
rails connected in a ring shape around the core. These output pad cells 
can draw 28.8mA source current from the VDD pad (each draws 1.6mA to 
drive two TTL logic at logic 1) through 60^m wide metal-1 power rail. The 
current drawn by the remaining 8 input pad cells are calculated by using 
Pd = /C outV ^ i where Cqut is the capacitance at the output of the input 
pad cell and assumed to be IpF. The result is 40//A which can be neglected in 
the total maximum current flows in the I/O  pad cells. As a result, the total 
current that will be supplied to BAC128 via the VDD pad is less than 46mA 
(28.8mA + 16.6mA) and the total current that will be sunk from BAC128 
via the GND pad is less than 75mA (57.6mA -|- 16.6mA).
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Figure 3.16: Power rail distribution of the BAC128.
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4. CO NCLUSIO N
A microprocessor compatible digital 128-bit correlator, which has been de­
signed previously [2], is improved at the system design level and implemented 
in a VLSI chip using full-custom Zfj,m double metal CMOS technology. The 
work is jointly carried on by S. Topcu and the author. The system design 
details, the logic design schematics and the testing of the chip can be found 
in [3], whereas in this study, the logic and circuit designs, the layout design 
and the simulations are found.
The chip is to be placed in a microprocessor based portable data terminal 
using HF radio communication. It marks the beginning of a synchronous data 
stream received from the very noisy channel by detecting the synchronization 
(sync) word. The sync word can be detected for either inverted or non- 
inverted input data stream. Two chips can be cascaded to make 256-bit 
correlator. It is fully programmable by a microprocessor to set the number 
of tolerable errors in detection and to select the bits of the 128-bit (or 256- 
bit) data stream to be used in the correlation. The latter feature makes the 
correlator capable for use in detection of distributed sync words and pseudo 
random binary sequence (PRBS) generation.
Full-custom design techniques are applied to the layout design to have 
a high performance chip. The design complexity is reduced by constructing 
a hierarchical structure for both the logic and the layout designs. In order 
to have a small chip size and less cost per chip, the number of gates and 
the number of transistors are reduced by considering the functional relations 
among the logic blocks and the functions of the logic blocks at the transis­
tor level. Minimum transistor size is determined from a critical path delay
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analysis. Also, a proper floor planning is achieved by merging the blocks 
that require too many interconnections among them into a single block and 
placing the blocks which have large number of interconnections close to each 
other. These full-custom design techniques result in the best trade-off among 
chip size, speed and power consumption. For the purpose of chip area com­
parison, the layout of the chip is made by CA LM P software (automatic 
layout editor) using the standard cells. The silicon area is found out to be 
about 70 sq.mm, at the end of a 4.5 hour CPU time.
The timing simulations of the chip is done by taking the advantage of the 
hierarchical structure of the layout. The cells at the top level are searched 
for the critical paths, and then, considering the output loading capacitances 
of each subcell, they are simulated by Spice.
The clock skew is minimized by laying out the clock lines in metal-1 and 
metal-2 layers and for large capacitive clock lines, the layers of the two differ­
ent phases are kept in equal lengths. The transistor ratios of the two-phase 
clock drivers are carefully adjusted by Spice simulations. Also, precautions 
are taken for latch-up, body effect, charge sharing, metal migration and noise 
problems.
M agic as the layout editor, Esim , R nl, Spice as the simulators and 
Spiceview , Sp icep lo t, C IF p lo t as the plotter programs axe used along 
this study. Last three programs are written at Bilkent University.
In figure 4.1, bonding pins and bonding pads are shown. The names and 
numbers are assigned to the pins of the chip. The chip will be fabricated by 
IMEC. The prototype of the chip will be in ceramic package and the bonding 
from pads to the pins will be done by hand. The chip characteristics are 
given in the table below.
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Figure 4.1: BAC128 pin identification
BAC128 CHIP CHARACTERISTICS
Estimated majcimum frequency • 1 MHz
Estimated maximum power consumption <83 mW @1 Mhz
Pin count 28
Number of transistors 14918
Size of the chip 29.78 mm2 (5685x5238 um^)
Active area of the chip 21.1 mm2 (4825x4378 um2)
Total mask area 23.8 mm2
Number of transistors/Active area 706 mm“2
Total mask area/Chip size 80%
Polysilicon layer length 58 cm
Metal-1 layer length 158 cm
Metal-2 layer length 48 cm
Number of contacts 25729
Number of vias 2759
Level of hierarchy 4
Number of transistors designed/Day 26
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APPENDIX A
T H E  L A Y O U T H IE R A R C H Y  OF TH E B A C 128
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TH E LAYO UT PLOT OF THE BAC128
GIF L·  G D S-II CODES OF TH E M ASK S A N D  
C O R R E SP O N D IN G  PLO T COLORS
APPENDIX B
M ask G IF C D S -  I I Color
ri-well CW 1 darkgreen
active CD 2 green
polysilicon CP 4 red
p'^ implant CS 5 darkgreen
contacts CC 8 black
metal — 1 C M 9 blue
^passivation CG 10 —
via c v 11 black
metal — 2 CQ 12 black
•Passivation, which is used in pads, is not shown in layout drawing.
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APPENDIX C
SPIC E  PA R A M E T E R S FO R  N -M O SFE T
Parameter Nominal M inim um M axim um Unit
L E V E L 2 — — · —
V TO 0.9 0.6 1.2 F
K P 5 7 F - 6 40E -  6* e O E -6 A /V ^
G A M M A 0.3 0.15 0.45* y O . 5
P H I 0.7 0.68 0.71* V
L A M B D A 0.05 0.03 0.07* y-1
CGSO 1 .7 6 F -  10 1.2E -  10’ 2ΛΕ -  10 F /m
CGDO 1 .7 6 iJ- 10 1.2E -  10* 2ΛΕ -  10 F fm
R S H 25 15 35* Ohm/Ώ
C J 0 .7 F - 4 0.5F -  4 l.OE -  4* F/m"^
M J 0.5 — — —
C J S W 3 .9 E -  10 2.0E -  10 5.oi; -10* F /m
M J S W 0.33 — — —
J S l .O F - 3 — — A /m }
T O X 425F -  10 390F -  10 460F -  10* m
N F S l.O F ll — — cm~^
LD 0.22 0.15* 0.30 μm
U C R IT 1.0E4 — — V/cm
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SPIC E  PA R A M E T E R S FO R P-M O SFE T
Parameter Nom inal M inim um M axim um Unit
L E V E L 2 — — —
VTO -0 .9 -0 .6 -1.2* V
K P 1 7 F - 6 l l F - 6 * 2 0 F - 6 A fY ^
G A M M A 0.5 0.35 0.65* yO.5
P H I 0.69 0.67 0.70* V
L A M B D A 0.04 0.02 0.06* y - 1
CGSO 2 M E  -  10 2.0E -  10* 3 .6 E -1 0 E jm
GGDO 2.80F -  10 2.0E -10* 3.6F -  10 F /m
R S H 45 25 65* Ohm/U
C J 3.3£; -  4 2 .0 F - 4 5.0^; -  4* Elm?
M J 0.5 — — —
G JS W 4.4F -  10 3.5F -  10 7.0E -  10* F /m
M J S W 0.33 — — —
J S l.OF -  3 — — A/m?
T O X 425F -  10 390F -  10 460F -  10* m
N F S l.O F ll — — cm~'^
LD 0.35 0.25* 0.45 μm
U C R IT 1.0F4 — — V /cm
* The values that are used in the Spice input deck for the worst case 
speed simulations.
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ELEC TR IC A L C H A R A C T E R IST IC S, 
C IR C U IT  D IA G R A M S,
SIM U LA TIO N  W AVEFO RM S, 
LA Y O U T S OF TH E LOW EST LEVEL CELLS
APPENDIX D
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C A R R Y  O U T P U T  IN V E R T E R  (IN V ) CELL
W O R S T  C A SE  P R O P A G A T IO N  D E L A Y S
Input Output In trinsic  Delay Delay fo r  =  O.bpF
C l COB / Znsec 8nsec
COB  \ Insec 4nsec
N O D E  C A P A C IT A N C E S
Node Capacitance
C l 5 9 /F
COB 69 fF
DRIVE C A PABILITY
Output Cload irise if all
COB 0 6nsec 4nsec
COB bOOfF Ibnsec Snsec
• Dynamic Power Dissipation: lb ¡jW  @ IMHz, Cqut =  569fF  at node 
COB.
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INV CELL
HC^
C l ------ ------COB
INV CELL SIMULATION
Cl
in
π  I I I Г П-----1I -^T I I I I I I I I г  
^ 0 . 00  2 4 . 0 0  4 8 . 0 0  7 2 . 0 0  9 6 - 00  i 2 0 . 0 0  Î 4 4 . 0 0  «68-00 Í 9 2 . 0 0  2 1 6 . 0 0  2 4 0 . 00
T i m e ( n s )
COB
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2 -T O -l MULTIPLEXER (MUX21) CELL
W O R S T  C A SE  P R O P A G A TIO N  D E L A Y S
Input Output In trinsic  Delay Delay fo r  Cl = 0.5pF
A Z / 2nsec 5nsec
Z \ 2nsec 4nsec
B Z ^ 2nsec 5nsec
Z \ 2nsec 4nsec
s Z / Ansec 7nsec
Z \ Znsec 5nsec
N O D E  C A P A C IT A N C E S
Node Capacitance
A 8 3 /F
B 101/P
S 5 2 /P
SB 5 2 /F
Z 141/P
D R IV E  C A P A B IL IT Y
Output Cload trise ijall
Z 0 7nsec Snsec
Z 500/F 17nsec Snsec
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MUX21 CELL LAYOUT
MUX21 CELL SIMULATION
A
n i h
i^Z
T i m e ( n s )
tri
Oo > o
“1 1 I I I I I ' I \ I I I I I I I \ I I I
8 0 . 0 0  ' .60 .00  2 4 0 . 0 0  3 2 0 . 0 0  4 0 0 . 0 0  4 80 . 00  5 6 0 . 0 0  6 4 0 . 0 0  7 2 0 . 0 0  8 0 0 . 00
Time (ns)
1-----1-----\-----1-----1----------1-----1---- 1-----\---- 1---- 1---- 1---- 1---n-----1-----1-----\-----1---- 1
“'o .oo  8 0 . 0 0  . 6 0 . 0 0  2 4 0 . 0 0  J 2 0 . 00  4 0 0 - 0 0  4 8 0 . 00  5 6 0 . 0 0  6 4 0 . 0 0  7 2 0 - 00  800- 00
T i m e ( n s )
o
.■> o
—
/  1i— — j--- 1--- j— L— j--- 1--- ,— — ,--- ,--- 1--- 1— L 1 1 1 -1--- 1--- 1
0 - 0 0  8 0 . 0 0  ( 6 0 . 0 0  2 4 0 . 0 0  3 2 0 . 0 0  4 00- 00  480- 00  56 0 - 00  6 4 0 - 00  7 20 - 00  8 00- 00
T i m e ( n s )
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3-T O -7 DECODER (DEC37) CELL
W O R ST  C A SE  P R O P A G A TIO N  D E L A Y S
Input Output In trinsic  Delay Delay fo r  Cl = 6.6pF
A6B O B i / · 7nsec IZnsec
O B i \ insec lOnsec
A IB O B i / 7nsec 12nsec
O B i \ insec lOnsec
A2B O B i / 7nsec ISnsec
O B i \ insec lOn^ec
N O D E  C A P A C IT A N C E S
Node Capacitance
A6B 436 /F
A IB 428/F
A2B 366/F
OBi U 2 fF
D R IV E  C A P A B IL IT Y
Output Cload trise tfall
OBi 0 5nsec 6nsec
OBi 500 /F 19nsec 19nsec
• Dynamic Power Dissipation: 78 fiW  @ IM H z, Cqut^ = 642 /F  at 
nodes OBi.
The decoder outputs: OBi (i = 0 · · ■ 7).
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DEC37 CELL SIMULATION
OOB
o _J-------- p
210 .
Time (ns)
O *'T 1 I 1 1 I I I I 1 ' 1 I · I I I-----------1-----------1---------- 1
0 . 0 0  4 2 . 0 0  8 4 . 0 0  1 2 6 . 0 0  1 6 8 . 0 0  . 0 0  2 5 2 - 00  2 9 4 . 0 0  5*36.00 JT'S.OO 4 2 0 . 0 0
OlB
I I I I I I I I I I ^  I I 1^ I I I 1 I
0 . 0 0  4 2 . 0 0  8 4 . 0 0  1 2 6- 00  168-00  2 1 0 -0 0  2 5 2 - 00  2 9 4 . 0 0  33 6 - 00  3 7 8 . 0 0  4 2 0 . 0 0
T ¡me (ns)
02B
1 I I \ I I I I I 1 I I I I I I  ^ I
0 . 0 0  4 2 -0 0  8 4 . 0 0  126- 00  1 6 8 . 0 0  2 10 - 00  2 5 2 . 0 0  29 4 - 00  336- 00  3 7 8 - 0 0  420- 00
T i m e (ns)
03B
.■>· o
_  I  ^ I I I I I I I I I I I I I I I r  \ I
0 . 0 0  4 2 . 0 0  8 4 . 0 0  126- 00  168-00  2 1 0 -0 0  2 5 2 - 00  2 9 4 - 00  3 3 6 . 0 0  3 7 8 - 00  4 20- 00
T i me (ns)
04B
05B
---- 1-----1-----1-----1-----i-----1----------1----T---- 1---- 1-----1---- 1---- 1-----1---- 1---- 1---- 1---- 1---- 1
. 00  4 2 . 0 0  8 4 . 0 0  i 2 6 . 0 0  1 6 8 .OO 2 1 0 . 0 0  2 5 2 . 0 0  2 9 4 . 0 0  5 3 6 . 0 0  3 7 8 . 0 0  4 2 0 . 0 0
T I m e ( n s )
06B
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R ESET A B L E  D -L A T C H  (D LA TC H R ) CELL •
W O R S T  C A SE  P R O P A G A TIO N  D E L A Y S
Input Output In trinsic  Delay Delay fo r  Cl =  0.5pF
D Q / Snsec 20nsec
Q \ 9nsec ISnsec
QB / 7nsec 19nsec
Q B \ Znsec Znsec
E N Q / 9nsec 22nsec
Q \ 9nsec 12nsec
QB / 7nsec 19nsec
Q B \ 4nsec Znsec
R Q / 6nsec ISnsec
Q \ 2nsec hnsec
QB / Znsec 29nsec
N O D E  C A P A C IT A N C E S
Node Capacitance
D 64 fF
E N IZ lfF
E N B IZ lfF
R 64 fF
Q 142/F
QB 147fF
D R IV E  C A P A B IL IT Y
Output Cload r^ise tfall
Q 0 9nsec hnsec
QB 0 12nsec 6nsec
Q 500/F Z7nsec 9nsec
QB 500/F Z6nsec 14nsec
• Dynamic Power Dissipation: 36 @ IM H z, Cqut =  64:2f F  and
CouT = 647f F  at nodes Q and QB.
• Set-up Time: 2nsec
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DLATCHR CELL LAYOUT
DLATCHR CELL SIMULATION
> O "T-----1-----1-----1-----1-----1---^ -----\---- 1---- 1---- 1---- 1-----1-----1---- \-----1-----1-----1-----1-----1
0 . 0 0  1 0 8 . 0 0  2 1 6 . 0 0  3 2 4 . 0 0  4 3 2 . 0 0  5 4 0 . 0 0  6 4 8 . 0 0  7 5 6 . 0 0  8 6 4 . 0 0  9 7 2 . 0 0  1 08 0 . 00
T i m e (ns)
“T I i I I I I I I I I I I I I I I I----------1
' '0.00 1 0 8 . 00  2 1 6 . 0 0  3 2 4 . 0 0  432-00  5 4 0 . 0 0  6 4 8 . 0 0  7 5 6 . 0 0  8 6 4 . 0 0  9 7 2- 00  1080 .0 0
T \ m e  (ns)
R
(/) to
“1 ' I I I I I I I I I I I
1 0 8 . 0 0  2 1 6 . 0 0  3 2 4 . 0 0  4 3 2 . 0 0  5 4 0 . 0 0  6 4 8 . 0 0  75 6 - 00  8 6 4 . 0 0  9 72- 00  1080-00
T i me (ns)
I I r0.00
o.*> O
- i l  1 1
1
. 1 .  . 1 ,  J , . , r - —1---- \---- 1--- h-----1-----1---- -----1-----1---- r----1-----1
0 . 0 0  1 0 8 . 00  2 1 6 . 0 0  3 2 4 . 0 0  432-00  54 0 - 00  6 4 8 . 0 0  7 56- 00  8 6 4 . 0 0  97 2 - 00  1080-00
T i me  ( n s )
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C A R R Y  STAGE OF FULL A D D E R  (C R R Y ) CELL
W O R ST  C A SE  P R O P A G A T IO N  D E L A Y S
Input Output In trinsic  Delay Delay fo r  Cl = 0.5pF
A, B CO / 6nsec 19nsec
Znsec Insec
C l CO / 5ns ec lln sec
C 0 \ Znsec Insec
N O D E  C A P A C IT A N C E S
Node Capacitance
A 102/F
B 102/F
C l 6 5 fF
CO S 8 fF
D R IV E  C A P A B IL IT Y
Output C l o a d tr i se tfall
CO 0 9nsec 5nsec
CO 500/F Z2nsec linsec
• Dynamic Power Dissipation: 2AixW @ IMHz, Cqut 
CO.
588/jP at node
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CRRY CELL LAYOUT
CRRY CELL SIMULATION
CO
- J - - - - - - - - - - 1- - - - - - - - - - \- - - - - - - - - - 1- - - - - - - - - - 1- - - - - - - - - - 1- - - - - - - - - - 1- - - - - - - - - - 1- - - - - - - - - - 1- - - - - - - - - - 1- - - - - - - - - - 1- - - - - - - - - 1- - - - - - - - - 1- - - - - - - - - - 1- - - - - - - - - - 1- - - - - - - - - - 1- - - - - - - - - - 1- - - - - - - - - - 1- - - - - - - - - - 1- - - - - - - - - - 1
0 . 0 0  5 7 . 0 0  i H. OO  i 7 i . 0 0  2 2 8 - 00  2 8 5 - 00  34 2 - 00  3 9 9 - 0 0  45 6 - 00  5 1 3 - 00  5 70 -0 0
Time (ns)
B
.·> o ~1-----1-----\-----1 —I---- \-----1-----1--- n---- 1---- 1---- 1---- 1---- \-----1-----1-----\-----1-----1-----1
“O-OO 5 7 . 0 0  1 1 4 . 0 0  1 7 1 .0 0  2 2 8 . 0 0  2 8 5 - 00  3 42- 00  3 9 9 - 00  4 5 6- 00  5 1 3 - 00  5 7 0- 0 0
Time (ns)
Cl
.*> O
_ \ I I I I I I I I I I I I 1 I I I I I I
0 - 00  5 7 . 0 0  1 1 4 . 0 0  1 7 1 . 00  22 8 - 00  2 8 5 - 00  3 42- 00  3 9 9 - 00  455- 00  5 1 3 -0 0  5 7 0- 0 0
T i m e (ns)
CO
Oo> O
o —I-----1-----1-----1---- 1-----1-----1-----1--------- 1-----1---- 1---^ ---- 1-----1-----n--- 1-----\-----1-----1
0 - 0 0  5 7 . 0 0  1 1 4 . 00  1 7 1 . 0 0  2 2 8 - 00  2 8 5 - 0 0  342- 00  39 9 - 00  4 56 - 00  5 1 3 - 00  5 7 0 - 0 0
Time (ns)
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HALF ADDER-EVEN (HAE) CELL
W O R S T  C A SE  P R O P A G A TIO N  D E L A Y S
Input Output Intrinsic Delay Delay fo r  Cl =  O.bpF
A, B S B  z ' 6nsec 20nsec
S B \ Insec 20nsec
COB / 5nsec lln sec
C O B \ 4nsec 8nsec
N O D E  C A P A C IT A N C E S
Node Capacitance
A 104/F
B 104/F
S B 8 1 /F
COB 182/F
DRIVE CAPABILITY
Output C l o a d I'rise t f a l l
SB 0 4nsec 4nsec
COB 0 Insec Qnsec
SB 500/F 18nsec 16nsec
COB 500/F 18n3ec 14nsec
• Dynamic Power Dissipation: 58 flW  @ IM H z, Cqut =  581/F  and 
CouT =  682/F  at nodes SB  and COB.
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HAE CELL LAYOUT
HAE CELL SIMULATION
Time (ns)
.■> O
“ I I I I r “ I I I I I I I I I I I I I I I 
■'0.00 5 0 . 0 0  10 0 . 0 0  1 5 0 . 0 0  2 0 0 . 0 0  2 5 0 . 0 0  3 0 0 . 0 0  3 5 0 . 0 0  4 0 0 . 0 0  4 5 0 . 0 0  5 0 0 . 0 0
T i m e ( n s )
o
T*----1-----1-----1-----1-----1---- 1-----1---- 1---- r----1---- 1---- 1---- 1---- \--- ------ \-----1-----1-----1
5 0 . 0 0  1 0 0 . 00  1 5 0 . 00  2 0 0 . 0 0  2 5 0 . 0 0  3 0 0 . 0 0  3 5 0 . 0 0  4 0 0 . 0 0  4 5 0 . 0 0  5 0 0 . 0 00.00
CO
T i m e ( n s )
Oo
“ 1 I [ I I *‘-T| ; I I ‘“ T I I j | | | ( | | |
^0 . 00  5 0 . 0 0  1 0 0 . 0 0  1 5 0 .0 0  2 0 0 . 0 0  2 5 0 . 0 0  3 0 0 . 0 0  3 5 0 . 0 0  4 0 0 . 00  4 5 0 . 0 0  5 0 0 . 0 0
T i me  ( n s )
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HALF ADDER-O DD (HAO) CELL
W O R S T  C A SE  P R O P A G A T IO N  D E L A Y S
Input Output In trinsic  Delay Delay fo r  Cl = 6.5pF
A, B s / 6nsec 22nsec
s \ 9nsec 27nsec
CO / In ste 20nsec
c o \ 3nsec 5nsec
N O D E  C A P A C IT A N C E S
Node Capacitance
A 104fF
B 106fF
S 8 3 fF
CO 173fF
D R IV E  C A P A B IL IT Y
Output G l o a d i r i se t f a l l
S 0 7nsec Ansec
CO 0 lln sec 4nsec
s 500/F 30nsec 17nsec
CO 500 /F 35nsec Snsec
• Dynamic Power Dissipation: 63 (jlW @ IMHz,  Cqut = 583f F  and 
CouT =  673f F  at nodes S  and CO.
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HAO CELL LAYOUT
HAO CELL SIMULATION
“■■n-----1-----T
0 . 0 0  5 0 . 0 0
B
-J  I I I I I I I I I I j I I I------------- 1------------- 1
iOO.OO iSO.OO 2 0 0 . 0 0  2 5 0 . 0 0  3 0 0 . 0 0  3 5 0 . 0 0  400-00  4 5 0 . 0 0  5 0 0 . 0 0
Time (ns)
Time (ns)
(/)
_  ~T I 1 \ ^ 1  I I I n  I I I I I I I I I I
0 . 0 0  5 0 . 0 0  iOO.OO i 5 0 . 0 0  2 0 0 -0 0  2 50- 00  3 0 0 - 00  35 0 - 00  4 0 0 . 00  4 5 0 . 0 0  5 00 - 00
T i m e ( n s )
CO
0-1*10
n r ------- 1----------1----------1----------1----------1----------1----------1----------1----------1----------1----------1----------1--------- 1----------1-------n ----------1----------1----------1----------1
“'0 - 00  5 0 . 0 0  iOO-00 15 0 . 0 0  2 0 0 . 0 0  250- 00  3 00 - 00  35 0 - 00  400- 00  4 5 0 . 0 0  5 00 - 00
T i m e ( n s )
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M A ST E R /SL A V E  D -F L IP F L O P  (M SD FF ) CELL •
W O R ST  C A SE  P R O P A G A TIO N  D E L A Y S
Input Output In trinsic  Delay Delay fo r  Cl = 0.6pF
P H I \ Q / 7nsec 12nsec
Q \ 9nsec 12nsec
QB / 7nsec 7nsec
QB \ Ansec Ansec
N O D E  C A P A C IT A N C E S
Node Capacitance
D 53 fF
P H I l7 7 fF
P H IB 176 f F
0 275/F
OB 157/F
Q 131/F
QB 146/F
D R IV E  C A P A B IL IT Y
Output C l o a d ^rise t f a l l
Q 0 6n$ec 5nsec
QB 0 9nsec 7nsec
Q 500/F ISnsec 9nsec
QB 500/F 9nsec 7nsec
• Dynamic Power Dissipation: 36 fiW  @ iM H z, Cqut =  690f F  
at node Q.
• Set-up Time: 2nsec.
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MSDFF CELL LAYOUT
MSDFF CELL SIMULATION
PHI
T i m e (ns)
0 - |</> lo
_  I I I I I I I I I I I I T I I I I I \ I
0 . 0 0  8 0 .0 0  1 6 O.OO 2 4 0 .0 0  '320.00 400-00  4 8 0 .0 0  S 6 0 .0 0  64 0 -0 0  7 2 0 .0 0  8 0 0 -0 0
T i m e (ns)
_  “T I I v - p ——— I ( I J I I I I I I I ^  I J
0 . 0 0  8 0 .0 0  i 6 0 . 0 0  2 4 0 .0 0  3 2 0 .0 0  400-00  480-00  5 6 0 .0 0  6 4 0 -0 0  7 2 0-00  8 0 0 -0 0
Time (ns)
OB
“ ■^ 1 I p - « I J j I i  ^ I I I I I I I I I I I
“' 0 .0 0  8 0 . 0 0  iSO.OO 2 4 0 . 0 0  3 2 0 . 0 0  400-00  480-00  56 0 - 00  6 4 0 - 00  7 2 0- 00  8 00 - 00
T i me (ns)
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FULL A D D E R  (FA) CELL •
W O R S T  C A SE  P R O P A G A TIO N  D E L A Y S
Input Output In trinsic  Delay Delay fo r  Cl =  O.hpF
A, B s / lOnsec 28nsec
S\ 12nsec 34nsec
CO / 8nsec 20nsec
c o \ Ansec 8nsec
C l 5 / - Qnsec 29nsec
5 \ 12nsec ZZnsec
CO / ' 7nsec lOnsec
c o \ 4nsec 8nsec
N O D E  C A P A C IT A N C E S
Node Capacitance
A 208fF
B 208fF
C l 230/F
s 135/F
CO 125/F
D R IV E  C A P A B IL IT Y
Output Cload ^rise l/all
S 0 llnsec 7nsec
CO 0 ISnsec 7nsec
s 500fF 35nsec 27nsec
CO 500fF 36nsec 14nsec
• Dynamic Power Dissipation: 100/zPF @ IMHz, Cqut — and
CouT =  at nodes S and CO.
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“Π
>
о
m
>
- <
о
d ·
FA CELL SIMULATION
° o>· O
p. T I I I I I I I I I I I I I I I I I r
0 . 0 0  n o .  00 2 2 0 . 0 0  3 3 0 . 0 0  4 4 0 . 0 0  5 5 0 . 0 0  6 6 0 . 0 0  r^O.OO 8 8 0 . 0 0  9 9 0 . 0 0  nOO.OO
T i m e  ( n s )
Oo 
.■> o
~T I i I I I I I I r  I I I I I I I I I I
'^0.00 n o . 00 2 2 0 . 0 0  3 3 0 . 0 0  4 4 0 . 0 0  5 5 0 . 0 0  6 6 0 . 0 0  7 7 0 . 0 0  8 8 0 . 0 0  99 0 - 00  nOO-OO
T i m e  ( n s )
Ci
O
O'</>
-4-»
Oo
.■> O
o ~T----------1----1— 1----- r --- 1-----1  n---1---- 1  ^ T —-r*---1---- \  1---- 1---- 1
0 . 0 0  n o . 00 2 2 0 . 0 0  3 3 0 . 0 0  4 4 0 . 0 0  5 5 0 . 0 0  6 6 0 - 00  7 7 0 . 0 0  8 8 0 -0 0  99 0 - 00  nOO-OO
T i m e  ( n s )
CO
—
I I I I I I I I-* I I I I“ * I I | r·* I I I I
“■Q-OO n o . 00 2 2 0 . 0 0  3 3 0 - 00  440-00  5 5 0 . 0 0  6 60 - 00  770-00  8 8 0 -0 0  99 0 - 00  nOO.OO
T i m e  ( n s )
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C O M PA R A T O R  (C O M PA R E) CELL •
W O R ST  C A SE  P R O P A G A T IO N  D E L A Y S
Input Output Intrinsic  Delay Delay fo r  Cl = 0.5pF
SQ (RQ : 1) CP / 9nsec 22nsec
C P \ 5nsec 12nsec
(RQ  : 0) CP / lOnsec 22nsec
C P \ 5nsec 12nsec
RQ (SQ : 1) CP / llnsec 24nsec
C P \ 5nsec 14nsec
(SQ : 0) CP / Snsec 20nsec
C P \ 5nsec 12nsec
M Q {SQ, RQ B  : 0) CP / 5nsec 12nsec
C P \ 4nsec 12nsec
N O D E  C A P A C IT A N C E S
Node Capacitance
SQ 55 fF
SQ B 54fF
RQ 5 7 /P
RQB 5 4 /P
M Q B 5 2 /P
CP 153/P
D R IV E  C A P A B IL IT Y
Output C l o a d t r i s e ^ f a l l
CP 0 Ibnsec 9nsec
CP 500 /P 42nsec 22nsec
• Dynamic Power Dissipation: 32 (IW @ IM Hz^ C q u t  = 650 /P  at node 
CP.
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COMPARE CELL LAYOUT
□ □ □ □
□
□
□ □ · □ □
COMPARE CELL SIMULATION
oo-
to IP
::> o
SQ
 ^ —j j j I I j J pJ I I j I j pi j j I J I— J
0.00 41.00 82.00 123.00 164.00 205.00 246.00 287.00 328.00 369.00 410.00
T i m e (ns)
RG)
o-to
Oq .■> o
T I I I "T I  ^ I I I I ‘n  I I I 1 r I I 1 I 00 41.00 82.00 123.00 164.00 205.00 246.00 287.00 328.00 369-00 410.00
m e (ns)
MQB
> o ----j-------,------- ,-------1-------1-------1-------J-------J-------j-------,-------j-------j-------,-------,-------,-------,-------J-------J-------1
.00 41.00 82.00 123.00 164.00 205.00 246*00 287.00 328.00 369.00 410.00
T i m e (ns)
CP
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N O N -IN V E R T IN G  TRI-STATE B U F F E R  (N IT B U F )
CELL
W O R ST  C A SE  P R O P A G A TIO N  D E L A Y S
Input Output In trinsic  Delay Delay fo r  Cl = 0.5pF
IN OUT / Znsec Znsec
O U T \ \nsec Ansec
N O D E  C A P A C IT A N C E S
Node Capacitance
C l 5 9 /F
COB 6 9 /F
D R IV E  C A P A B IL IT Y
Output C l o a d tr ise t j a l l
COB 0 6nsec Ansec
COB 500/F 15nsec Znsec
• Dynamic Power Dissipation: Ih ¡iW @ IM H z, Cqut = 569 /F  at node 
COB.
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NITBUF CELL LAYOUT
NITBUF CELL SIMULATION
OUT
I N
°o > O ~T-----i-----1-----1-----1-----1-----1-----r --- 1---- 1---- 1---- 1---- 1----1---- 1---- 1-----1-----1-----1---- 1
' 0 . 0 0  ‘J 4 . 0 0  6 8 . 0 0  102 . 00  i 3 6 . 0 0  t 7 0 .0 0  2 0 4 . 0 0  2 3 8 . 0 0  2 7 2 - 0 0  3 0 6 - 00  34 0- 00
T i m e (ns)
E Noo
</)to-4-·
O o
o -r----1-----1-----1-----r·--- 1-----1-----1---- 1---- 1---- 1---- 1---- 1---- r34-00 68-00 i02-00 i36-00 i70-00 204-00 238-
T i m e (ns)
“T ( “ I > I
O U T
T i m e (n 5)
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CLOCK B U F F E R /D R IV E R  (C LK BU F) CELL
W O R S T  C A SE  P R O P A G A TIO N  D E L A Y S
Input Output In trinsic  Delay Delay fo r  Cl — 25pF
IN OUT / 5nsec 14nsec
O U T \ 5nsec 14nsec
OU TB  / Insec 15nsec
O U T B \ Insec 15nsec
N O D E  C A P A C IT A N C E S
Node Capacitance
IN 410/F
OUT 900/F
OUTB 900/F
D R IV E  C A P A B IL IT Y
Output Cload r^ise ifall
OUT OfF insec insec
OUTB OfF 2nsec 2nsec
OUT 25pF 20nsec 20nsec
OUTB 25pF 20nsec 20nsec
Dynamic Power Dissipation: 1.5 m W  @ IM H z, Cqut =  25pF and 
CovT =  25pF at nodes OUT and OUTB.
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CLKBUF LAYOUT
CLKBUF CELL SIMULATION
-ODTB
-OUT
I N
0 - 1«O i/}
Oo
“T--- n-----1-----1-----1-----1-----1-----1-----1---- 1---- 1---- r----1---- 1---- 1---- 1---- 1---- 1---- 1-----1
' 0 . 0 0  2 3 . 0 0  4 6 . 0 0  6 9 . 0 0  9 2 . 0 0  i lS.OO 1 38 . 00  i 6 1 . 0 0  i 8 4 . 0 0  207’. 00 2 3 0 . 0 0
T i m e (ns)
OUTB
T i m e (ns)
OUTo
O’ 
O to
> O
o “T---- 1-----r—I---- \-----1-----1-----1-----1-----1-----1-----1-----1---- 1---- T----1---- 1---- 1----b.oo 2 3 . 0 0  4 6 . 0 0  6 9 . 0 0  9 2 - 00  i lS-OO 1 3 8 .0 0  1 61 . 00  184 . 00  2 0 7 - 00  23 0- 00
T I m e (ns)
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ST A N D A R D  I/O  PAD CELLS ELECTRICAL  
C H A R A C TER ISTIC S
• IN V E R T IN G  IN P U T  CELL, T T L  C O M PA TIB L E  (IIT ): 
Input Capacitance: 2 pF 
Vil: 0.8 V max.
Vih: 2.0 V min.
W O R ST  C A SE  P R O P A G A TIO N  D E L A Y S
Input Output Intrinsic Delay D elay/pF Load
IN OUT /  
O U T \
Q.lnsec
b.Snsec
l.Znsec
l.lnsec
• IN V E R T IN G  O U T P U T  CELL, 2 T T L  D R IV E  (012);
Input capacitance: 0.24 pF 
Sink capability: 3.2 mA at 0.4 V 
Source capability: 1.6 mA at 4.6 V
W O R ST  C A SE  P R O P A G A TIO N  D E L A Y S
Input Output Intrinsic Delay D elay/pF Load
I N OUT /  
O U T \
6.9rz5ec
6.5n5ec
0.15nsec
O.OQnsec
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TRISTATE N O N -IN V ER TIN G  O U TPU T CELL 
2 TTL D R IV E (OT2):
Input capacitance: 0.24 pF 
Enable input capacitance: 0.24 pF 
Output capacitance: 5 pF 
Sink capability: 3.2 mA at 0.4 V 
Source capability: 1.6 mA at 4.6 V
W O R ST  C A SE  P R O P A G A TIO N  D E L A Y S
Input Output Intrinsic  Delay Delay¡pF Load
IN OUT / 9.6nsec Q.Vlnstc
O U T \ 8.5nsec O.OSn^ec
E N OUT / 8.6nsec 0.16n5ec
O U T \ 8.7nsec 0.09n5ec
• BI-D IRECTIO NA L I/O  CELL 
TTL COM PATIBLE IN VERTING  IN PU T  
TRISTATE N O N -IN V ER TIN G  O UTPUT  
W ITH  2 TTL DRIVE (BITT2):
Input capacitance: 0.23 pF 
Enable input capacitance: 0.17 pF 
Output capacitance: 5 pF 
Vil: 0.8 V 
Vih: 2.0 V
Sink capability: 3.2 mA at 0.4 V 
Source capability: 1.6 mA at 4.6 V
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W O R ST  C A SE  P R O P A G A TIO N  D E L A Y S
Input Output In trinsic  Delay D elay/pF Load
IN I / O / · 9.6nsec 0.12nsec
i / o \ 8.5nsec 0.08nsec
E N A B L E I / O / S.Qnsec OAQnsec
i / 0 \ 8.7nsec O.OQnsec
IIO OUT / Q.lnsec l.Snsec
O U T \ 5.8nsec l.lnsec
• PO SITIV E SUPPLY VOLTAGE PAD (lO V D D ):
Maximum source current: 80 mA
• G R O U N D  CO NNECTIO N PAD (lOVSS):
Maximum sink current: 80 mA
1 0 0
A P P E N D IX  E
SIM U LA TIO N S OF TH E T O P LEVEL CELLS 
A N D  T H E  T O P LEVEL CELL LAYOUTS
R EFEREN CE (M ASK) REG ISTER GROUP
ROOT
DWREF
D1
T  i m e  ( n s )
ROUT
T ¡ m e  ( n s )  
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SHIFT R E G ISTE R  G ROU P
DPHl
o-j
lf>
'O.OO 4 6 . 0 0  9 2 . 0 0  •3 8 .0 0  i 8 4 . 0 0  23 0 .0 0  2 7 6 .0 0  322-00  308.00 4 H . 0 0
T I m c (ns)
SI
--1------J------J------,------p.---- ,----- J----- J----- ,------,----- ,----- p-----,----- ,----- ,----- ,----- ,----- ,-----'lo.oo 4 6 .0 0  9 2 .0 0  | 3 8 . 0 0  i8 4 .0 0  2 3 0 .0 0  2 7 6 .0 0  3 ^2 .0 0  368.00  4H.OO
Time (ns)
D1
0*1
lo
-- -^-----,------,------,------------,----- ,----- ,----- -^-----------,----- p-.--- ,----- ,----- ,----- ,----- ,----- ,-----
0 .0 0  4 6 .0 0  9 2 . 0 0  1 3 8 .00  \ 8 4 . 0 0  230-00 276-00  322 .00  368 .00  4 1 4 .0 0
Time (ns)
SOO
D2
0-1»•n
-T----1----1---Y-
0 .0 0  4 6 .0 0  9 2 -0 0  i 3 8 . 0 0  i 8 4 . 0 0  230 .0 0  2 7 6-00  322-00 368.00  414-00
Time (ns)
SOUT
4 6 0 .0 0
BSOUT
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THRESH OLD REG ISTERS GROUP
WT
Wf
dg.d;^
_  I I 1 I I I I I T I I I I r  I I I ! I ~\
0 . 0 0  0 5 .0 0  ¡ 3 0 . 0 0  1 9 5 .0 0  2 0 0 . 0 0  3 ^ 5 .0 0  3 9 0 .0 0  ^5 5 .0 0  5 2 0 .0 0  5 8 5 -0 0  0 5 0 -0 0
T i m e (ns)
A6
I I ; I I I I I I I I I { I I I I I I I
' ' o . o o  0 5 .0 0  iiO.OO * 9 5 .0 0  2 0 0 -0 0  3 2 5-00  3 9 0 .0 0  455-00 520-00  5 8 5 -0 0  0 5 0 -0 0
T · rr. e (ns)
B6
--1----1----1----1----1----1----1----1---"T----1----1----1----1----1----1----1----1----r
0 . 0 0  6 5 .0 0  * 3 0 .0 0  » 9 5 .0 0  2 6 0 .0 0  3 2 5-00  3 9 0 . 0 0  4 5 5 .0 0  5 2 0-00  5 8 5 .0 0
T I m e (ns)
A7B
6 5 0 .0 0
B7B
B 7
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STATUS REGISTER G RO U P
DPHl
Oo > o “1----J----«----1----1----1----1 —I--- 1----1----1----1----1----1----1----J----1----1----1----1
0 . 0 0  5 3 . 0 0  iOG.OO 1 5 9 .0 0  2 1 2 .0 0  2C5.00 Jifl .OO 3^i .OO 4 2 ^ . 0 0  4 77-00  530-00
T i m e (ns)
INVOUT
_  I I I I  ^ I I I I I I I I I I I J I I ' I
0 . 0 0  5 3 .0 0  lOC.OO i 5 9 . 0 0  2 1 2 .0 0  205-00 3 . 0 - 0 0  JTi-OO 4 2 4 -0 0  4 7 7-00  530-00
Time ins)
SYNOUT
--1------1------,------,------J------,----- J--- --,------J----- -^---- ,------,------,------ -^-----J------,------J------,------1----- 1
'O-OO 5 3 - 0 0  iOG.OO »5 9 .0 0  21 2 -0 0  265-00 3 . f l - 0 0  3 M -00 4'^4-00 4 7 7 .0 0  530-00
T i m e (ns)
RS
DO
D1
I I I I 1 I I I I I T  I 1 I I I I T I I
"O-OO 5 3 - 0 0  »00-00  *59 .00  21 2 -0 0  265-00 3 i t i - 0 0  371-00  42 4 -0 0  47 7 -0 0  530-00
T¡me (ns)
D2
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CLEAR
1-----1-----1-----1-----1-----\-----1-----1---- 1---- r
n o .  00 ) 6 5 . 0 0  2 2 0 . 0 0  2 7 5 . 0 0  5 5 0 . 0 0
T ¡ me ( n s )
I 1 r
3 8 5 . 0 0  4 4 0 . 0 0  4 9 5 . 00  5 5 0 . 0 0
1-----1-----!-----1-----rn 0.00 I 65.000 . 0 0  5 5 . 0 0
PRBSB
2 2 0 . 0 0  2 7 5 . 0 0  3 3 0 . 0 0  3 8 5 . 00  440-00  495 . 00  5 5 0 . 0 0
T i m e ( n s )
> O_ 1 I I I I
0 . 0 0  5 5 . 0 0  n o .  00 »65 . 00
BPRBS
I J I J J I I J p_
2 2 0 . 0 0  2 7 5 . 0 0  3 3 0 . 0 0  3 8 5 . 0 0  440- 00  4 9 5 . 0 0  5 5 0 . 0 0
T i m € ( n s )
.■> O 1-----1-----1-----1-----1----
0 . 0 0  5 5 . 0 0  n o .  00 - .65.00
M/S
---- 1---- j---- ]---- 1---- 1----
2 2 0 . 0 0  2 7 5 . 0 0  3 3 0 . 0 0  3 8 5 . 00
T i m e ( n s )
“1---- 1---- 1---- 1
4 4 0 . 0 0  4 9 5 . 00  5 5 0 . 0 0
T 1 m e ( n s >
BM/SBoa·w>
^ o > o
o ------- j-------1------- _J-------J------- -^------,-------1-------,-------1-------J-------p.
2 2 0 . 0 0  2 7 5 . 0 0  3 3 0 . 0 0  3 8 5- 00  440- 00  4 9 5 . 00  5 5 0 . 00
T 1m e ( n s )
0 . 0 0  5 5 . 0 0  n o .  00 - .65.00
BWSH
BWSHB
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THOUT
T I m e (ns)
_ n I I I I I r  T r----1-----1-----1
0 . 0 0  14 2 . 0 0  2 8 4 . 0 0  4 2 6 . 0 0  5 6 8 . 0 0  710 . 00  852 ..00 9 9 4 . 00  i 136 . 00  1 2 7 8. 00  1420 .0 0
T i m e (ns)
WSB
CLEAR
---1----
4 2 6 . 00
nr
2 8 4 . 0 0
» r
5 6 8 . 0 0  710 . 00  8 5 2 . 0 0
Time (ns)
9 9 4 . 00
n
1136 . 00  1 27 8 . 00  1420- 00
------1-------
4 2 6 . 00
--- 1---- r
5 6 8 . 0 0
---1---- r
710 . 00
---1---- r
8 5 2 . 0 0
1---- 1---- 1---- T
9 9 4 . 00  1136 .00
----- 1-------- 1-------- 1
1 2 7 8. 00  1 42 0. 002 8 4 . 0 0
T I m e (ns)
M/S
I m e (ns)
WSH
o n-----1-----1-----1-----1-----1-----1-----1---- —^ 1----- 1---- 1---- 1---- 1---- 1---- 1---- 1---- 1---- \-----1
"0 . 00  1 4 2 . 0 0  2 8 4 . 0 0  4 26- 00  56 8 - 00  710-00  85 2 - 00  9 9 4 . 0 0  1136-00 1278-00  14 20 . 00
T i m e (n s )
m
IN T E G R A T O R  G RO U P
CP
I I I I I I I I I I-------- 1-------- 1-------- 1--------1--------1
• 2 0 .0 0  I CO.00 20 0 .0 0  2^0.00  2 8 0-00  J 2 0 . 0 0  JCO-OO ^0 0 .0 0
T i m c (ns)
0 . 0 0  4 0 .0 0  8 0 -0 0
I .0
3.2
I ( J I I I r  I I I I I I I I I I I I \
0 -0 0  4 0 .0 0  8 0 . 0 0  i 2 0 - 0 0  i6 0 - 0 0  200-00 240-00 2b0 -0 0  32 0 -0 0  30 0 -0 0  4 0 0 .00
T ¡me (ns)
4.3
6-5
r .6
107
D E C ISIO N  M A K E R  G R O U P
128-BIT CORRELATION
7 . 6
°o > O_ ~T I I I I I I " I I 1 \ I I----1----1----1----1----1
0 . 0 0  2 0 . 0 0  4 0 . 0 0  6 0 . 0 0  8 0 . 0 0  iOO.OO 120 .0 0  H O . 00 1 60 .00  1 8 0 .0 0  2 0 0 .0 0
T i m e (ns)
Br.6
0-]
u>
“■'I I I I I i I I I I I i I I I I 1------------ 1 I I
' ' 0 . 0 0  2 0 . 0 0  4 0 .0 0  6 0 . 0 0  8 0 .0 0  100-00 >20 .00  1 4 0 .0 0  >6 0 .0 0  >80 .0 0  2 0 0 .0 0
T ¡me (ns)
INT
0 “1V>
Oo> O 1----1----1----1----1----1----1----r--- 1----1----1----1----1----1----1----1----1----1----1----1''o.oo 2 0 . 0 0  4 0 .0 0  6 0 . 0 0  8 0 .0 0  iOO-OO >20-00 >40-00 >60 .00  > 80 .00  2 0 0 -0 0
T I m e (ns)
D6
0“> 
u) w;
> o n----1----1----1----1----1----1----1--- 1— ----1----1----1----1----1----1----1----1----1----1
'^0.00 2 0 . 0 0  4 0 .0 0  6 0 . 0 0  8 0 -0 0  >00-00 1 2 0 .0 0  >40 .00  1 6 0 .00  1 8 0 .0 0  2 0 0 -0 0
T 1 me (ns)
16
o - j  
V) XT)
0.00
9A.
'  t  ' I i I r~ ---1----1----1----1----1----1----1----r----1----1----1----1----1----1
2 0 . 0 0  4 0 .0 0  6 0 . 0 0  bO.OO >00-00 >20-00 >40.00  160-00 >8 0 .0 0  2 0 0 -0 0
T¡me (ns)
88
> O
0.00
D
i ^ '  I-------- 1-------- 1 ■ ' ’ I— I ' '"“'T I I I I I I f  ■" I I I ' I r  >
2 0 . 0 0  4 0 .0 0  6 0 .0 0  8 0 .0 0  >00-00 >20-00 140-00 >60-00 1 8 0 .0 0  2 0 0 .0 0
T¡me (ns)
On 
V) in
----- 1-------1-------1-------1-------1-------1-------r*-----1-------1-------1-------1-------1-------1-------1-------j-------1-------1-------1-------1
^ 0 . 0 0  2 0 . 0 0  4 0 .0 0  6 0 . 0 0  8 0 -0 0  100 .00  120-00  1 4 0 .00  160-00  >80-00 2 0 0 .0 0
T i me (ns)
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256-BIT CORRELATION
7.6
7.6
o- 
(/> u:
I \ r  I i I I I I I I I I \ I I I I I I *13.00 21.00 42.00 63.00 84.00 »05.00 126.00 HT.OO 158.00 »89.00 210.00
T ¡me (ns)
8.7
T i .m e (ns)
I7B
o-
xo
----- 1----------1----------1----------1----------\----------1----------1----------[----------1--------- 1--------- 1--------- 1--------- 1 I--------- 1--------- 1--------- 1----------1----------1----------10.00 21.00 42.00 63.00 84.00 105.00 126.00 147.00 168.00 189.00 210.00
T i me (ns)
9B.8BOo-(O
-h*
Oo.·> O
o I I I j I p-r I I j I I I I 1 j I I I I I0.00 21.00 42.00 63.00 84.00 105.00 126.00 147.00 168.00 »89.00 210.00
T i me  ( n s )
Doo
If) to
>  O
o 1  I I I I I I I I I I I I  ^ I \ I I I21.00 42.00 53.00 84-00 105-00 126.00 147-00 168-00 »89.00 210.
T i me (n s )
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C O N TR O LLER  G R O U P
.DWREF
.DWMSK
.DPHI
AOB
_  I I I ! I I I J r ...... I I I I I I I I--------- 1-------- 1
0 . 0 0  4 7 .0 0  9 4 .0 0  M l . 00 » 8 8 .0 0  2 3 5 .00  2 8 2 .0 0  3 2 9 .0 0  3 7 6 .0 0  4 2 3 .0 0  470-00
T i m e (ns)
AIB.A2B
I I i I T i I ^  I I I I I I I I ' I ..... . I ” '"  J 1
'O.OO 4 7 .0 0  9 4 .0 0  »41 .0 0  » 8 8 .0 0  235-00 2 8 2 .0 0  3 2 9 .0 0  376-00  4 2 3 .0 0  470-00
T i m e (ns)
I-WRB
 ^o .■> n----r--- 1----1----\----1----r---\----1----1---1—■ 1---- 1----\----1----1 *—1----1----1----1
'13.00 4 7 .0 0  9 4 .0 0  M l . 00 » 8 8 .0 0  235-00 2 8 2 -0 0  3 2 9 .0 0  3 7 6 .0 0  4 2 3 .0 0  4 7 0 .0 0
T ; m e (ns)
I -CLKB
DPHI
n r “----- 1----------1-------- 1---------- 1------ - I----------1 I I 1“  I I I I i i I
^ 0 . 0 0  4 7 .0 0  9 4 . 0 0  M I ..00 1 8 8 .0 0  2 3 5 .0 0  28 2 -0 0  329-00  3 7 6 .0 0  4 2 3 .0 0  470-00
T i me (ns)
DWREF
Oo>· I — I-------1--------- 1-------- 1 I I ~  I I I J J . ,  ^ I i ■■ I 1
^ 0 . 0 0  4 7 .0 0  9 4 .0 0  M l . 00 » 8 8 .0 0  235-00 2 8 2 -0 0  329-00  376-00  423-00  4 7 0 .0 0
T i m e (ns)
DWMSK
no
AOB
пг_  π  I I I I I I I I ; i i-------- \--------1--------1-------- 1-------- 1-------- 1-------- 10.00 52.-»O »04.80 »57.20 209.60 262.00 ЗН.-^ О 366.80 419.20 -*П.бО 524.00
Time (ns)
A] в
-■> о_ I I I I I I I I I I I I I I I---- 1-----1-----1-----1-----1
0 . 0 0  5 2 . 4 0  »04 . 80  »57 . 20  2 0 9 . 60  2 6 2 . 0 0  3 1 4 . 4 0  '366.80 419- 20  4 7 1 . 60  5 2 4 . 00
T i m e ( n s )
A2Bоо
ΙΟ
O o  .*> о
о I I I I I I I J I I I I I I I J I I I I
0 . 0 0  5 2 . 4 0  »04 . 80  157-20  2 0 9 . 6 0  2 6 2 -0 0  3 1 4 . 4 0  3 66- 80  4 1 9 . 2 0  4 7 1 . 6 0  5 2 4 . 0 0
T i m e ( n s )
Î-WRB
I-RDBо
O'
Oo >· о
“П I j I I I I I Г 1 I I I I I I I I I I 
""o.oo 5 2 . 4 0  » 04 . 80  · |57.20 2 0 9 . 60  26 2 - 00  31 4 . 4 0  3 6 6 . 80  419- 20  4 7 1 .6 0  5 2 4 . 00
T i m e ( n s )
WT
.·> о _J----------1----------J I I I I I J I I ^  J I J I I —ηι J I
“"O-OO 5 2 . 4 0  1 04 . 80  157-20  2 0 9 .6 0  2 6 2 . 0 0  3 1 4 . 4 0  366-80  419-20  4 7 1 . 60  524-00
T I m e (ns)
WTB
—I---- 1-----1-----1-----1-----1---- 1---- 1---- 1---- 1---- \---- 1-----r" \---- \---- \----------1---- 1---- 1
""Ο-ΟΟ 5 2 . 4 0  1 04 . 80  157-20  209-60  2 62 - 00  3 1 4 . 4 0  366 . 80  4 1 9 . 20  4 7 1 . 6 0  5 24 . 00
T i m e ( n s )
WS
111
AOB
■η------- -^------ ,-------,------- ,-------1------- ,------- ,-------,-------,-------,-------,-------,-------1------- -^------,-------1-------J-------,-------,
0 . 0 0  4 5 . 0 0  9 0 . 0 0  ı3 5 .Û0  İ 8 0 . 0 0  2 2 5 . 0 0  2 7 0 . 0 0  3 Í 5 . 0 0  3 6 0 . 0 0  405 . 00  4 5 0 . 0 0
Τ İ me ( n s )
AIB.Α2Βо
0 “1
---- 1-------- 1-----
' "0.00 4 5 . 0 0
i~WRB
1 I I I I I I I I I I I j I I I----------;
9 0 . 0 0  »35 . 00  Ί 8 0 . 0 0  2 2 5 . 0 0  2 7 0 . 0 0  3 i 5 . 0 0  3 6 0 . 0 0  405-00  4 5 0 . 0 0
T i m e ( n 5 )
>· о
J J I I [ I I I I I I I I ‘ - J  J I I J I I
0 . 0 0  4 5 . 0 0  9 0 . 0 0  i 3 5 . 0 0  İ 8 0 . 0 0  2 2 5 . 0 0  2 7 0 . 0 0  3 i 5 . 0 0  3 6 0 . 0 0  4 05 . 00  4 5 0 . 0 0
T ¡me ( n s )
TEST
T i m e ( n s )
DWREF
0 “l
--1-----1-----\-----1-----1-----1-----1-----1----------1-----1---- 1---- 1---- 1---- 1---- 1---- \---- 1---- 1-----1
0 . 0 0  4 5 . 0 0  9 0 . 0 0  i 3 5 . 0 0  İ 8 0 . 0 0  2 2 5 . 0 0  2 7 0 . 0 0  3 » 5 . 0 0  3 6 0 . 0 0  405-00  450- 00
T i m e ( П 5 )
DWMSK
_  J J J I I I I J p —  J I I J I I I J I I
0 . 0 0  4 5 . 0 0  9 0 . 0 0  İ 3 5 . 0 0  ’. S O. 00 2 2 5 . 0 0  2 70- 00  3 i 5 . 0 0  3 6 0 . 0 0  4 0 5 . 00  4 5 0 .0 0
Time (ns)
WT
Ю
-----1---------1---------1---------1---------1---------1---------1---------1-------- T-------- 1---------1-------- 1---------1---------1---------n ------1---------1--------- \---------1---------1
0 . 0 0  4 5 . 0 0  9 0 . 0 0  « 35 . 00  İ 8 0 . 0 0  2 2 5 -0 0  270- 00  3 « 5 . 0 0  360- 00  4 05 . 00  4 5 0 . 0 0
T i m e ( n s )
WS
>■ о
"T I I I I I I I I I I I *-| I I i I 1
' ' 0 . 0 0  4 5 . 0 0  9 0 . 0 0  «35-00  «80-00 2 2 5 . 0 0  2 70- 00  3 İ 5 . 0 0  360-00  405-00  450- 00
T i m e (ns)
112
AOB
> O
_  “I I----------1----------1 1  I I----------1--------- r " ------ 1--------- 1--------- 1--------- 1--------- 1--------- 1  — I--------1-----------1--------- !--------- 1
0 . 0 0  4 5 . 0 0  9 0 . 0 0  ] 3 5 . 0 0  - .80.00 2 2 5 . 0 0  2 7 0 . 0 0  3- .5.00 3 6 0 . 0 0  4 0 5 .0 0  450- 00
T i m e ( n s )
A1 Boo
\n-M
O
o I I \ I I I I I I f* I I I I J I I [ I-------- 1
0 . 0 0  4 5 . 0 0  9 0 . 0 0  ’. 3 5 . 0 0  . 8 0 . 0 0  2 2 5 -0 0  2 7 0 . 0 0  3 ' . 5 . 00  360-00  405-00  4 50 . 00
T i m e ( n s )
A2Boo
-H»
o — I----------1--------------j------------1------------1------------1------------1------------1------------1------------1----------- 1----------- 1------------1----------- 1----------- 1----------- 1----------- 1----------- 1------------;----------- ]
0 . 0 0  4 5 . 0 0  9 0 . 0 0  - .35.00 - .80.00 2 25 - 00  2 7 0 . 0 0  3 i 5 . 0 0  360-00  405- 00  450-00
T i m e ( n s )
BWSH
---- 1-------- 1-------- \-------- 1-------- 1-------- 1-------- 1-------- 1-------- 1-------- 1-------- 1-------- 1-------- 1-------- 1-------- 1-------- 1-------- \-------- 1-------- \-------- 1
^ 0 . 0 0  4 5 -00  9 0 . 0 0  . 3 5 . 0 0  *.80.00 2 25 - 00  2 7 0 . 0 0  3 t 5 . 0 0  360-00  405-00  450-00
T i m e ( n s )
1-WRB
T i m e ( n s )
DPHl
I I I f  \ I I I ( I T~ · I I I I I I I I I 
^0-00  4 5 . 0 0  9 0 . 0 0  . 3 5 . 0 0  ' . 80 . 00  2 25 - 00  2 7 0 - 0 0  3 ’i 5 . 0 0  360- 00  4 0 5 .0 0  450- 00
T 1 m e ( n s )
INI
TEST
OoO
o “n-----1-----1-----1-----\-----1-----\-----1-----1-----1---- n--- \-----1---- 1---- -^--- 1---- r----\---- 1---- 1
0 , 0 0  4 5 . 0 0  9 0 . 0 0  - .35-00 - .80-00 2 2 5 . 0 0  27 0 - 00  3 ' . 5 . 00  360-00  405-00  450-00
T i m e (n 3 )
113
AOB
Oo .*> о
_  I I I I I I I I I г  I I I I I I I----------1----------1 I
0 . 0 0  5 2 . 4 0  Í 0 4 . 8 0  » 5 7. 20  2 0 9 . 6 0  2 6 2 -0 0  3 » 4 . 4 0  3 6 6 . 8 0  419- 20  4 7 1 . 6 0  5 2 4 . 0 0
Time (ns)
A1 В
Time (ns)
A2B
--1-----\-----1-----1-----1-----\-----1-----1---- 1---- 1----Ί-----1-----1---- 1---- 1---- 1---- 1-----1-----1-----1
0 . 0 0  5 2 . 4 0  1 0 4 . 80  157 .2 0  209- 60  2 6 2 -0 0  3 1 4 . 4 0  366- 80  419- 20  4 7 1 . 6 0  5 2 4 . 0 0
Time (ns)
I-RDB
ff)
I j I I I I p·· I I I f I I I I I I I I I
'"O-OO 5 2 . 4 0  1 0 4 . 8 0  157-20  209-60  26 2 - 00  31 4 - 40  3 66- 80  41 9-20  4 7 1 . 6 0  5 2 4 .0 0
T i m e  ( n s )
RS
:> о 
о " T----------\----------η -------1----------1----------1----------1----------г -------- 1----------1----------1----------1----------1----------1----------\----------1----------\----------1----------1----------1
0 - 00  5 2 - 4 0  1 0 4 . 8 0  1 57 . 20  209- 60  262- 00  3 14 - 40  366-80  419- 20  4 7 1 . 6 0  5 2 4 . 0 0
T i m e  ( n s )
RSH
T i m e  ( n s )
RSHB
114
IN P U T /O U T P U T  PADS G R O U P
CLK
CS
SIN
Cl
ENDATAIN
DPHI
CLEAR
Oo
.■> O
_ ~ I I I I I I I I I I I I I I I I I I I I
0 . 0 0  ¿ 7 . 0 0  .74.00 m . o o  1 4 8 . 0 0  1 8 5 . 00  2 2 2 . 0 0  2 59- 00  2 96- 00  3 5 3 . 0 0  37’0 . 0 0
Time (ns)
“I \ f  I I I I I I I 1 I I I I I I I I I
0 . 0 0  3 7 . 0 0  7 4 . 0 0  m . o o  1 4 8 . 00  1 8 5 . 00  2 2 2 . 0 0  2 5 9- 00  2 9 6 . 0 0  3 3 3 . 0 0  3 7 0 . 0 0
T i m e ( n s )
SYNC
115
I -WRB
”Τ" "Τ’ "Τ' "ΊΓ_  Π  I I I I « I I I I--------- Γ-------- 1--------- 1
0 . 0 0  » 06 . 00  2 1 2 . 0 0  ' i i s .  00 4 24 . 00  5 3 0 . 0 0  6 3 6 . 0 0  Г42 .00  8 4 8 -0 0  954-00  10 60- 00
Τ ¡ m e  ( n s )
I-RDB
I 1 I ! I I I ] I I I 1
0 - 00  »06 .0 0  2 1 2 - 00  З 1 8 .ОО 4 24 . 00  530-00 636- 00  742-00  84 8 - 00  9 5 4 . 00  1060-00
T i m e ( n s )
CS
I I I I I I I
T i m e ( n s )
—I--- ^----- 1-----г
1 0 6 . 0 0  2 1 2 . 0 0
I I I ' г
3 1 8 . 0 0  4 2 4 . 0 0  530- 00  636-00
T i m e ( n s )
I I г г
742-00  8 ^ 8 . 00
I--------- 1
9 5 4- 00  1060-000.00
RD
T ¡ me ( ns .
ENDATAOUT
T ¡ me ( n s )
ENDATAIN
Ю
I I \ I 1 I I I I I I T I I П  I
1 0 6 . 00  2 1 2 . 0 0  3 1 8 . 0 0  4 2 4 . 0 0  5 3 0 . 0 0  636-00  7 4 2 . 0 0  8 4 8 - 00  9 54- 00  »060-00
T ¡ me ( n s )
0-00
Di
116
1 - х
V) VO
Оо >* о 
о "Г Т I I I I I I I I----------1--------- !--------- 1----------1
0 . 0 0  1 6 . 0 0  *32.00 4 8 . 00  6 4 . 0 0  8 0 . 0 0  96 -00  И 2 . 0 0  1 2 8 . 00  14 4 . 0 0  1 60 . 00
Т İ me ( n s )
CLKоο·(/>
_  I I 1 I I I I I I I I I I I ] 1-------1-------1
0 . 0 0  1 6 . 0 0  3 2 . 0 0  4 8 . 0 0  6 4 . 0 0  8 0 - 00  96 -00  112 . 00  1 2 8 .0 0  144-00  160-00
T i me  ( n s )
Cl
T i m e ( n s )
SIN
T i m e ( n s )
CS
T i m e ( ns .
BM/SB
T¡me (ns)
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с л
>
сл
о
m
>
- <
о
>
о
σ
Ovl
-4^
О
Π Ί
>
О
CNTL CELL LAYOUT
d c c 37
THDM CELL LAYOUT
00
X )
о
о
ΠΊ
>
- <
О
d
